

# Standards for the Characterization of Endurance in Resistive Switching Devices

Mario Lanza,\* Rainer Waser, Daniele Ielmini, J. Joshua Yang, Ludovic Goux, Jordi Suñé, Anthony Joseph Kenyon, Adnan Mehonic, Sabina Spiga, Vikas Rana, Stefan Wiefels, Stephan Menzel, Ilia Valov, Marco A. Villena, Enrique Miranda, Xu Jing, Francesca Campabadal, Mireia Gonzalez, Fernando Aguirre, Felix Palumbo, Kaichen Zhu, Juan Baustista Roldan, Francesco Maria Puglisi, Luca Larcher, Tuo-Hung Hou, Themis Prodromakis, Yuchao Yang, Peng Huang, Tianqing Wang, Yang Chai, Kin Leong Pey, Nagarajan Raghavan, Salvador Dueñas, Tao Wang, Qiangfei Xia, and Sebastian Pazos



Cite This: <https://doi.org/10.1021/acsnano.1c06980>



Read Online

ACCESS |

Metrics & More

Article Recommendations


**ABSTRACT:** Resistive switching (RS) devices are emerging electronic components that could have applications in multiple types of integrated circuits, including electronic memories, true random number generators, radiofrequency switches, neuromorphic vision sensors, and artificial neural networks. The main factor hindering the massive employment of RS devices in commercial circuits is related to variability and reliability issues, which are usually evaluated through switching endurance tests. However, we note that most studies that claimed high endurances  $>10^6$  cycles were based on resistance *versus* cycle plots that contain very few data points (in many cases even  $<20$ ), and which are collected in only one device. We recommend not to use such a characterization method because it is highly inaccurate and unreliable (*i.e.*, it cannot reliably demonstrate that the device effectively switches in every cycle and it ignores cycle-to-cycle and device-to-device variability). This has created a blurry vision of the real performance of RS devices and in many cases has exaggerated their potential. This article proposes and describes a method for the correct characterization of switching endurance in RS devices; this method aims to construct endurance plots showing one data point per cycle and resistive state and combine data from multiple devices. Adopting this recommended method should result in more reliable literature in the field of RS technologies, which should accelerate their integration in commercial products.

**KEYWORDS:** resistive switching, memristor, memory, variability, reliability, characterization, metal-oxide, endurance

**R**esistive switching (RS) devices are materials systems in which two or more metallic electrodes are connected to an insulating or semiconducting material, whose electrical resistance can be adjusted to specific values (*i.e.*, states) by applying electrical stresses.<sup>1</sup> Most RS devices reported to date have exhibited two resistance states, often referred to as high-resistance state (HRS) and a low-resistance state (LRS), although RS devices with up to 100 states (often referenced with numbers from 1 to  $n$ ) have been also reported.<sup>2</sup> Depending on the number of resistance states and their stability, RS devices may be used for different applications. For example, RS devices exhibiting one non-volatile state and one volatile state can be used as selectors to minimize sneak path currents in crossbar array circuits<sup>3</sup> and are


## EXTREMELY WEAK ENDURANCE CLAIM

Read the resistance one/few times per decade  
Show data for only one device



## HIGHLY RELIABLE ENDURANCE CLAIM


Read the resistance in every cycle  
Show data for several devices



being considered for the hardware implementation of electronic neurons in deep neural networks (DNNs)<sup>4</sup> and spiking neural networks (SNNs).<sup>5,6</sup> RS devices exhibiting two nonvolatile states have been employed to construct radio-frequency switches,<sup>7,8</sup> logic gates,<sup>9–11</sup> stochastic computing systems,<sup>12,13</sup> and nonvolatile memories (NVM).<sup>14–16</sup> RS

Received: August 14, 2021

Accepted: October 7, 2021




**Figure 1.** Characterization of the resistive switching phenomenon. (a, b) Current-limited  $I$ - $V$  plots demonstrating the presence of nonvolatile bipolar RS in Au/h-BN/Au devices, using linear and logarithmic current scales, respectively. Each plot shows several lines measured in the same device, displaying the cycle-to-cycle variability of the currents. In panel (b) the overshoot can be seen, as the reset current is higher than the current limitation; this indicates that the current limitation tool from the SPA did not act immediately. Reprinted with permission from ref 36. Copyright 2020 Nature. (c)  $I$ - $V$  curves collected in a memristor connected to a transistor. The current limitation takes place immediately and there is no overshoot. Reprinted with permission from ref 118. Copyright 2021 MDPI. (d) Cross-sectional TEM image of a 1T1R cell and equivalent electrical circuit used for forming, set and reset polarization. Reprinted with permission from ref 27. Copyright 2012 IEEE. (e)  $I$ - $t$  plot demonstrating the presence of nonvolatile bipolar RS in Cu/HfO<sub>2</sub>/TiN/Ru devices when applying rectangular PVS. Reprinted with permission from ref 33. Copyright 2017 IEEE. (f)  $I$ - $t$  plot demonstrating nonvolatile bipolar RS in Ti/HfO<sub>x</sub>/TiN device when applying triangular PVS. Reprinted with permission from ref 34. Copyright 2015 IEEE. (g, h)  $R_{HRS}$  and  $R_{LRS}$  vs cycle plots displaying the write endurance of RS devices with different compositions. (g) Reprinted with permission from ref 91. Copyright 2010 AIP Publishing. (h) Reprinted with permission from ref 147. Copyright 2014 AIP Publishing.

50 devices exhibiting multiple nonvolatile and stable states are  
51 being considered for the hardware implementation of  
52 electronic synapses in DNNs, as they allow implementing  
53 computing algorithms (*e.g.*, backpropagation) by updating and  
54 maintaining multiple conductance states in each training  
55 iteration (often referred to as epoch).<sup>17,18</sup>

56 Despite multiple device structures exhibiting RS have been  
57 reported (*i.e.*, planar junctions, memtransistors),<sup>19,20</sup> so far the  
58 only one being considered by the semiconductor industry is  
59 the crossbar array of vertical metal/insulator/metal (MIM)  
60 nanocells.<sup>21–23</sup> The use of crossbar arrays of RS devices for the  
61 aforementioned applications is interesting because: (i) this  
62 circuital architecture is reasonably easy to fabricate (it requires  
63 few lithography steps, less than, for example, a transistor),  
64 which makes it also relatively cheap;<sup>1</sup> (ii) it offers a very high  
65 integration density ( $\sim 100$  Gbit/cm<sup>2</sup>),<sup>24</sup> which can be further  
66 enhanced by using three-dimensional (3D) configurations;<sup>25</sup>  
67 (iii) their electrical properties can be tuned (by using different

68 metallic and insulating materials) to fit the technological  
69 requirements of different applications;<sup>21</sup> and (iv) the yield,<sup>69</sup>  
variability, reliability, and stability reported are the best among  
70 all RS device architectures.<sup>14–16,26</sup> It is worth noting that many  
71 industrial crossbar arrays employ one transistor in series with  
72 each RS device.<sup>27–32</sup> At the same time, this configuration  
73 (often referred as one-transistor/one-resistor, or 1T1R  
74 structure) provides a superior control when programming  
75 the conductance of each RS device, and it reduces the  
76 integration density and increases the complexity of the  
77 fabrication process.<sup>78</sup>

The two typical figures-of-merit confirming the presence of  
79 RS in bistable devices are (i) current  $\text{vs}$  voltage ( $I$ - $V$ ) plots  
80 created during the application of ramped voltage stresses  
81 (RVS) and (ii) current  $\text{vs}$  time ( $I$ - $t$ ) plots created during the  
82 application of pulsed voltage stresses (PVS). When applying  
83 RVS, the presence of RS can be confirmed by the detection of  
84 a current increase (HRS-to-LRS transition, *i.e.*, set) and a ss



**Figure 2.** Examples of endurance plots showing undesired and unexpected fluctuations on the values of  $R_{HRS}$  and  $R_{LRS}$  as the RS device is switched for several cycles. (a) Clear stochastic fluctuations. Reprinted with permission from ref 39. Copyright 2011 AIP Publishing. (b) Similar stochastic fluctuations. Reprinted with permission from ref 40. Copyright 2012 Springer. (c) A progressive decrease of the value of  $R_{HRS}$  until the device gets stuck in the LRS. (d) Magnified image of (c) at the gray vertical line. Reprinted with permission from ref 34. Copyright 2015 IEEE. (e) A sudden decrease of the resistance in  $R_{HRS}$ , and the device becomes stuck in the LRS. Reprinted with permission from ref 49. Copyright 2019 IEEE. (f) How the values of  $R_{HRS}$  and  $R_{LRS}$  change with the magnitude of the stress applied, which changes the value of  $R_{HRS}/R_{LRS}$  and the variability. Reprinted with permission from ref 51. Copyright 2020 MDPI. (g–i) Examples of endurance plots in which the device does not switch for some cycles. (g) Reprinted with permission from ref 52. Copyright 2017 Nature. (h) Reprinted with permission from ref 53. Copyright 2016 ACS. (i) Reprinted with permission from ref 34. Copyright 2015 IEEE. (j–o) Endurance plots of some devices that experience resistance and variability shift as the stress proceeds. (j, k) Reprinted with permission from ref 54. Copyright 2016 Nature. (l, m) Reprinted with permission from ref 55. Copyright 2016 AIP Publishing. (n) Reprinted with permission from ref 56. Copyright 2016 Wiley-VCH. (o) Reprinted with permission from ref 57. Copyright 2015 Springer. (p) Failure of a device because it becomes stuck in  $R_{HRS}$ . Reprinted with permission from ref 58. Copyright 2017 AIP Publishing.

86 current decrease (LRS-to-HRS transition, *i.e.*, reset) in the  $I$ – $V$  plot (see Figure 1a); this produces that, for a given read  
87 voltage (typically  $\sim 0.1$  V), the currents read in the forward and  
88 backward sweeps are different (*i.e.*, there is a gap between  
89 them), and the resistances ( $R_{HRS}$  and  $R_{LRS}$ ) can be calculated.  
90 This plot is also often given as the logarithm of the absolute  
91 value of the current (see Figure 1b), which allows visualizing  
92 the  $R_{LRS}/R_{HRS}$  ratio much more clearly. It is worth noting the  
93 RVS aimed to collect hysteretic  $I$ – $V$  curves are normally  
94 current limited, either using the semiconductor parameter  
95 analyzer (Figure 1b) or using a series transistor (Figures 1c,d)  
96 or resistor. Collecting  $I$ – $V$  sweeps can be very slow, especially  
97 when registering small currents  $< 1$  nA, and in some cases  
98 measuring one single RS cycle can take tens of seconds and up  
99 to 1 min.

100 When applying PVS, pulses with relatively high 100 voltages (typically  $> \pm 2$  V) are used to induce the state 101 transitions, and read pulses with small voltages (typically  $\sim 0.1$  102 V) are intercalated to read the current; then, the values of  $R_{HRS}$  103 and  $R_{LRS}$  are calculated dividing the read voltage by the average 104 current detected during the read pulses. Most researchers 105 employ PVS with a rectangular shape (Figure 1e),<sup>33</sup> although 106 triangular PVS have also been employed (Figure 1f);<sup>34</sup> this 107 could be considered another type of PVS. The  $I$ – $t$  plots 108 obtained during PVS may allow quantifying the set and reset 109 times ( $t_{SET}$  and  $t_{RESET}$ ), which could be used to calculate the 110 set and reset energies ( $E_{SET}$  and  $E_{RESET}$ ). Moreover, all RS 111 technologies work under PVS; for these reasons, and because 112 (in general) it is much faster, the application of PVS is the 113

most recommended method to study RS devices. Confirming the presence of RS in multistate devices is also carried out through the same figures-of-merit ( $I-V$  and  $I-t$  plots). Still, in such cases determining the state resistances and the switching voltages, energies and times reliably are often more complex due to the smaller differences between the states (*i.e.*, the value of  $R_{\text{LRS}}/R_{\text{HRS}}$  in a bistable RS device is normally much higher than the value of  $R_{n+1}/R_n$  in a multistate device, where  $n + 1$  is the state adjacent to  $n$  that is more conductive than  $n$ ).<sup>35</sup>

One of the most important properties of RS devices for any application is the write cycling endurance. In the field of RS, this is defined as the maximum number of programming cycles that a device can undergo before its electrical characteristics start to deviate outside the allowed ranges (often called the operation window),<sup>26</sup> even if that happens only temporarily during one cycle. In bistable RS devices, one operating cycle is defined as one set transition plus one reset transition;<sup>1</sup> in multistate RS-based devices, the definition of cycling endurance is not so well established, although some authors defined it as the number of transitions from the most to the least resistive states stopping at all intermediate states (*i.e.*, potentiation) and back to the most resistive state (*i.e.*, depression).<sup>2</sup> The required electrical characteristics of RS devices and their allowed ranges for multiple electronic technologies are described in detail in ref 21. For example, the typical operation windows for RS devices used as NVM are  $R_{\text{HRS}}/R_{\text{LRS}} > 10$ ,  $V_{\text{SET}}$  and  $V_{\text{RESET}} < 1 \text{ V}$ ,  $E_{\text{SET}}$  and  $E_{\text{RESET}} < 10 \text{ pJ}$ ,  $t_{\text{SET}}$  and  $t_{\text{RESET}} < 10 \text{ ns}$ ,  $t_{\text{HRS}}$  and  $t_{\text{LRS}} > 10 \text{ years}$ , where  $R$ ,  $V$ ,  $E$ , and  $t$  denote resistance, voltage, energy, and time, respectively, and  $t_{\text{HRS}}$  and  $t_{\text{LRS}}$  are the duration of the resistances states if no electrical stress is applied, often referred as retention times. In RS devices for other applications, additional figures-of-merit may also be important, such as LRS resistance and HRS capacitance in radiofrequency switches (which should be  $<50 \Omega$  and  $<2 \text{ fF}$ , respectively),<sup>7</sup> switching slope in selectors and electronic neurons (which should be  $<1 \text{ mV/decade}$ ),<sup>36</sup> and linearity in multistate electronic synapses for ANNs (which is evaluated through the linearity factor,  $c$ , in the equation  $G = G_{\text{MIN}} + G_0[1 - e^{-cN}]$ , which ideally should be 0). In this expression  $G$  is the conductance of a given state,  $G_{\text{MIN}}$  is the minimum conductance,  $G_0$  is a constant value describing the conductance window, and  $N$  is the number of pulses of equal voltage applied.<sup>37,38</sup>

After a number of operating cycles, the electrical characteristics of RS devices may start to deviate until failure, either because the devices become stuck at one specific resistance state or because their electrical characteristics stop matching the technological requirements or their allowed tolerances. Therefore, characterizing and quantifying the endurance of RS devices is critical to assess their reliability and potential for integration in commercial electronic systems. As measuring all the parameters of RS devices (*e.g.*,  $R_{\text{HRS}}$ ,  $R_{\text{LRS}}$ ,  $V_{\text{SET}}$ ,  $V_{\text{RESET}}$ ,  $E_{\text{SET}}$ ,  $E_{\text{RESET}}$ ,  $t_{\text{SET}}$ ,  $t_{\text{RESET}}$ ,  $t_{\text{HRS}}$ ,  $t_{\text{LRS}}$ , linearity, capacitance, etc.,) for a large number of cycles is not feasible, the indicator selected in most cases to quantify the cycling endurance is the resistance, and plots showing the values of  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  vs cycle number (often referred as endurance plot) have been presented (see Figure 1g,h). Unfortunately, the endurance plots reported in many research articles have been constructed using methods that are highly questionable; this has created a blurry vision of the real endurance (and reliability) of RS devices. In this review, we aim at clarifying which are the most convenient methods to quantify the endurance of RS devices


and to summarize which endurance claims have been supported by enough data and which require further demonstrations.

## FAILURE MECHANISMS

In RS devices, the set and reset transitions are induced by applying electrical stresses to the metallic electrodes, which produce the modification of the atomic structure of the insulator or semiconductor between them.<sup>1</sup> While the magnitude of the stress-induced structural changes can be roughly adjusted by tuning the voltage, duration, and separation of the PVS, accurate control of the number of atoms moved in each cycle and their position in the device has never been achieved and it is considered to be impossible.<sup>12,13</sup> Therefore, the conductance in LRS (after set) and in HRS (after reset) can be very different after each RS cycle (Figure 2a,b),<sup>39,40</sup> and the switching voltages, times, and energies may also be slightly different in each cycle,<sup>33</sup> which is why it is often said that the RS is a stochastic phenomenon.<sup>12,13</sup> In fact, the cycle-to-cycle variations of  $R_{\text{HRS}}$ ,  $R_{\text{LRS}}$ ,  $V_{\text{SET}}$ ,  $V_{\text{RESET}}$ ,  $E_{\text{SET}}$ ,  $E_{\text{RESET}}$ ,  $t_{\text{SET}}$ , and  $t_{\text{RESET}}$  are so unpredictable that they have been employed as an entropy source in true random number generators (TRNG) and physical unclonable functions (PUF) for data encryption.<sup>41–43</sup>

Most MIM-like RS devices fail during cycling because of the degradation of their microstructure, often associated with the irreversible penetration of metallic atoms from the electrodes and/or the formation of atomic vacancies in the insulator (*e.g.*, O vacancies in  $\text{HfO}_2$ );<sup>44,45</sup> this results in a permanent LRS (see Figure 2c,d).<sup>34</sup> Thermal effects related to the high currents flowing in LRS can also contribute to accelerate the degradation of the insulator, as they promote atomic diffusion.<sup>46–48</sup> In this article, we are not examining all the physical, chemical, and thermal phenomena producing incorrect/undesired ionic motion in RS devices resulting in endurance failure, for two reasons: (i) RS devices have been fabricated using many different materials and discussing all of them in detail would be very space consuming; and (ii) multiple articles have claimed switching mechanisms and movement of ions without any solid evidence, just drawing speculative schematics based on imagination, and that are not supported by any nanochemical measurement or atomistic simulation, which are the recommended characterization methods. There is a huge amount of misleading and erroneous literature in this field, and we do not want to promote it. Even in the case of oxygen vacancies in transition-metal oxides, which has been studied in hundreds of articles, the community still did not agree on where the oxygen atoms go (some articles claim that they form a reservoir at the interface, and some others that it interacts with the electrode forming a metal oxide). For more information related to the endurance failure mechanisms of each specific RS device, please explore the literature about a specific materials combination.

The degradation of the microstructure of an insulator is a process that might take place suddenly or progressively depending on the materials employed and their thicknesses. For example, ref 34 shows that in  $\text{Ti}/\text{HfO}_x/\text{TiN}$  devices, the values of  $R_{\text{HRS}}$ ,  $R_{\text{LRS}}$ , and  $R_{\text{HRS}}/R_{\text{LRS}}$  experienced a progressive drift until the two states became indistinguishable (see Figure 2c,d). On the contrary, ref 49 shows that  $\text{TiN}/\text{HfO}_x/\text{TEL}/\text{TiN}$  devices reached the LRS abruptly (see Figure 2e); TEL stands for thermal enhanced layer, but the authors of this article did not share its composition. In addition, the same



**Figure 3.** Recommended process to characterize the endurance of RS devices. (a) PVS displaying the currents through a MIM-like RS device when a sequence of read, write, read, and erase pulses is applied. (b) PVS with the same sequence as (a) but measuring current only during the read pulses. The read time is schematically indicated with a red ball. (c) Endurance of a Pt/Ta<sub>2</sub>O<sub>5</sub>/Ta device, showing the resistance in each cycle. Reprinted with permission from ref 176. Copyright 2017 Wiley-VCH. (d) Illustration of endurance plot for 10<sup>6</sup> cycles for five devices. (e) Endurance plot showing a few data points per decade, aiming to characterize high endurances >10<sup>6</sup> cycles. This test would be acceptable when only applied after steps 1–4 have been conducted. It is highly recommended to provide >50 points per decade for 10 devices. Reprinted with permission from ref 90. Copyright 2015 IEEE.


device may exhibit progressive endurance degradation when applying some specific electrical stresses and sudden endurance degradation for others (e.g., larger voltage, current, duration).<sup>50</sup> The values of  $R_{HRS}$ ,  $R_{LRS}$ , and  $R_{HRS}/R_{LRS}$  and their dispersions also depend on the stresses applied (see Figure 2f).<sup>51</sup> Moreover, sometimes the resistance of a RS device can get unpredictably stuck at one state for some time (i.e., it stops switching even if read, write, and erase pulses are applied) and recover the normal functioning suddenly.<sup>52</sup> For example, if in one set event too many ions in the MIM cell have been displaced, the voltage applied to induce the reset might not be high enough. In such cases, triggering the reset may require several stresses in order to get those impurities to drift back, which means that the device is stuck in the LRS for some cycles (see Figure 2g,h),<sup>52,53</sup> and conversely, if in one cycle the reset event displaces too many ions, in the following cycle the voltage applied to induce the set may not be high enough; increasing again the conductance of the device may require the application of multiple stresses, leading to the device being stuck in the HRS for some cycles (see Figure 2g–i).<sup>34,52,53</sup> In addition,  $R_{HRS}$ ,  $R_{LRS}$ , and their dispersions may suddenly or progressively change (see Figure 2j–o),<sup>54–57</sup> resulting in an alteration of the energy consumption per state transition. In the worst case, these unexpected changes can result in  $R_{HRS}/R_{LRS}$  being too low (i.e., <10) for some cycles, or even permanently (see Figure 2o).<sup>57</sup>

It is also worth noting that RS devices may stick in an irreversible HRS (Figure 2p) because the metallic wires of the crossbar array melt due to the high currents driven in the LRS,<sup>58</sup> which promotes electromigration.<sup>59</sup> This has been often observed in RS studies coming from academia (where the stability of the materials is poorer and the contamination is higher than in the industry), especially when studying devices with wires narrower than 100 nm.

In multistate RS-based electronic synapses, endurance failure can be understood as a change in the number of resistance states per potentiation and depression cycle beyond an acceptable range. This can also be understood as a prohibitive change in the number of electrical stresses that one needs to apply to increase/decrease the resistance of the devices between the required value.

## ENDURANCE CHARACTERIZATION METHOD

For all the above reasons, characterizing the cycling endurance of RS devices requires measuring their electrical properties in every cycle; otherwise, one has a very high probability that the switching is ineffective for some cycles, which leads to an overestimation of the endurance lifetime. Measuring  $R_{HRS}$  and  $R_{LRS}$  in every cycle is especially important when studying RS devices made of advanced materials (e.g., 2D materials, MXenes, perovskites) and nanostructures (e.g., nanowires, nanotubes, memristors), as their switching mechanisms and their reliability have not been demonstrated by different groups, and therefore, they are still controversial and not widely accepted. Unfortunately, many studies in the field of RS do not show robust enough evidence of high endurance, as they did not measure the resistance in every cycle; several studies even claimed endurances >10<sup>6</sup> cycles showing a plot with even <20 data points per state (in total),<sup>60–86</sup> which are insufficient to confirm the device reliability. Registering the current in few cycles also raises a doubt whether the applied electrical stress is the optimal biasing condition for practical applications. Moreover, most studies only display the endurance plot of one single device, ignoring how the dispersion of  $R_{HRS}$  and  $R_{LRS}$  varies from one device to another. These insufficient characterization results make it hard to evaluate the potential of the RS devices.



**Figure 4.** Examples of plots that do not provide enough data to reliably support their endurance claims. In these studies,  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  have not been measured in every cycle, so it cannot be confirmed that the devices actually switched so many times, and hence the cycle-to-cycle variability may be underestimated. (a, b) Reprinted with permission from ref 177. Copyright 2015 API Publishing. (c) Reprinted with permission from ref 68. Copyright 2014 IEEE. (d) Reprinted with permission from ref 100. Copyright 2021 Wiley-VCH. (e) Reprinted with permission from ref 101. Copyright 2018 Wiley-VCH. (f) Reprinted with permission from ref 56. Copyright 2016 Wiley-VCH. (g) Reprinted with permission from ref 62. Copyright 2013 Nature. (h) Reprinted with permission from ref 123. Copyright 2011 Nature.

The correct method to characterize the endurance of RS 305 devices requires five steps, which need to be carried out 307 sequentially. The first step consists of applying a sequence of 308 read, write, read, and erase PVS during few (*i.e.*,  $< 10$ ) cycles 309 and measuring the current simultaneously with a high temporal 310 resolution (*e.g.*, 100 data points per voltage pulse). The typical 311 resulting plot (Figure 3a) can be used to confirm the presence 312 of RS by (i) observing the set and reset transitions and (ii) 313 comparing the average values of  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  during the read 314 pulses. However, the number of data points that standard 315 measuring equipment can register in one sequence of PVS (*i.e.*, 316 one run) is limited. For example, the Keysight B1500A and the 317 Keithley 4200—two semiconductor parameter analyzers 318 (SPA) widely used to study RS devices—cannot register 319 more than 5000 data points per run. Using a temporal 320 resolution of 100 data points per cycle, that means  $\sim 50$  cycles. 321 If one wants to measure more data points, then one needs to 322 first store all the data recorded and then run the PVS sequence 323 again. While this operation can be automated with the software 324 of the SPA, it produces an inherent delay of  $\sim 30$  s between 325 each run that impedes the analysis of long endurances of 326 millions of cycles. Sophisticated measuring setups may employ 327 a software (*e.g.*, Labview, Matlab) to control the instrumenta- 328 tion and to read the data buffer of the SPA while it is 329 measuring, so that the stress does not need to be interrupted.<sup>87</sup> 330 In any case, plotting such a huge amount of data points may be 331 very time-consuming and unfeasible for standard spreadsheet 332 software (*e.g.*, Excel, Origin). Ref 88 presents a commercial 333 integrated circuit for the characterization of crossbar arrays of 334 RS devices; this circuit can overcome the limitations of the 335 SPA in terms of data collection, and a recent study presented a 336 high-speed amplifier capable to measure  $10^5$   $I$ - $V$  sweeps per 337 second.<sup>89</sup>

To avoid these problems, one can apply the PVS sequence 338 and only register one current data point in each read pulse, as 339 shown in Figure 3b (step 2). While this produces a loss of 340 valuable information (*i.e.*, writing/erase currents,  $t_{\text{SET}}$ ,  $t_{\text{RESET}}$ , 341

$t_{\text{SET}}$ ,  $t_{\text{RESET}}$ ), it allows measurement of the values of  $R_{\text{HRS}}$  and 342  $R_{\text{LRS}}$  during a few thousands of cycles in each PVS. By 343 repeating this measurement (*e.g.*, using the loop tool in most 344 commercial SPAs), it is relatively easy and fast to construct an 345 endurance plot displaying the values of  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  for a few 346 millions of cycles (see Figure 3c). Beyond  $10^6$ – $10^7$  cycles, the 347 methodology described in steps 2–3 to measure endurance 348 could be very time-consuming. For example, if RS is measured 349 using read, write, read, and erase PVS with a duration and 350 interval of  $1 \mu\text{s}$  (*i.e.*, time per RS cycle  $\sim 8 \mu\text{s}$ ), the total time 351 needed to measure endurances of  $10^{12}$  cycles would be  $\sim 92$  352 days. Despite the fact that measuring  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  for  $> 10^{10}$  353 cycles is possible and strongly recommended,<sup>84</sup> an alternative 354 and acceptable measurement protocol would be as follows. 355 First, repeat the measurement of endurance up to  $10^6$ – $10^7$  356 cycles for multiple devices to confirm that the pulse voltages, 357 duration, and interval produce acceptable switching and that 358 the values of  $R_{\text{HRS}}$ ,  $R_{\text{LRS}}$ , and  $R_{\text{HRS}}/R_{\text{LRS}}$  fit the technological 359 requirements for each cycle and for each device (step 4). This 360 is very important because variability is one of the most 361 important problems of RS technologies.<sup>26</sup> One good way to do 362 it is by presenting the resistance *vs* cycle plot for multiple 363 devices overlapped (see Figure 3d). The more devices and 364 cycles that one measures, the better, as it will allow a deeper 365 understanding of not only the materials system employed but 366 also the effect of the electrical stresses applied. Second, apply 367 an additional endurance measurement on the same devices, 368 keeping only few read pulses (randomly selected) per decade 369 to speed-up the measurement, however extending the number 370 of cycles far above  $10^6$ – $10^7$  cycles, so that an endurance plot 371 with enough statistical validity can be constructed (see Figure 372 3e, *i.e.*, step 5).

This method is similar to quality controls in which only a 374 certain number of events and/or products of the total 375 population are analyzed; therefore, again, the more cycles 376 that one measures, the better. This method has been employed 377 by companies to characterize the endurance of metal/TMO/ 378

**Table 1.** Endurance Reported for 2D Materials-Based RS Devices<sup>a</sup>

ref	structure	device structure and device sizes	endurance claim and data points	test method
119	G/MoS <sub>2-x</sub> O <sub>x</sub> /G	vertical MIM 25 μm × 25 μm	over 2 × 10 <sup>7</sup> 72 data points	pulse voltage stress
100	Pt/hBN/Ag	vertical MIM 250 nm × 250 nm	10 <sup>8</sup> 8 data points	pulse voltage stress
158	Au/MoS <sub>2</sub> /Au	planar FET channel length (2 μm)	15 15 data points	I-V sweeps
20	Au/MoS <sub>2</sub> /Au	planar FET channel length (1–5 μm)	475 475 data points	I-V sweeps
159	Au/Li <sub>x</sub> MoS <sub>2</sub> /Au	planar FET channel length (~5 μm)	1000 1000 data points	pulse voltage stress
160	Au/MoS <sub>2</sub> /Au	vertical MIM 2 μm × 2 μm	150 150 data points	I-V sweeps
161	Ag/GaSe/Ag	planar FET channel length (~30 μm)	5000 indistinguishable	I-V sweeps
162	Au/Ti/MoS <sub>2</sub> /Ti/Au	planar FET channel length (~2 μm)	6 6 data points	pulse voltage stress
163	Au/α-In <sub>2</sub> Se <sub>3</sub> /Au	planar FET channel length (~1 μm)	40 40 data points	I-V sweeps
164	Cu/MoS <sub>2</sub> /Au	vertical MIM 2 μm × 2 μm	21 21 data points	I-V sweeps
165	Au/h-BN/Au	vertical MIM 1 μm × 1 μm	50 50 data points	I-V sweeps
36	Ag/h-BN/Au	vertical MIM 150 nm × 150 nm	80,000 80,000 data points	pulse voltage stress

<sup>a</sup>High endurances (>1 × 10<sup>6</sup> cycles) have been only supported using plots that display few data points, and when the values of  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  are measured in each cycle, the maximum endurance recorded has been 80,000 cycles. Researchers in the field of RS should always use the correct characterization method (*i.e.*, report  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  in every cycle) instead of trying to oversell the endurance of their devices using an inaccurate method (*i.e.*, measure one/few data points per decade). The letters “G” and “h-BN” stand for graphene and hexagonal boron nitride, respectively.

379 metal RS devices that showed highly reliable switching  
 380 behavior when applying steps 1–4, and values >10<sup>9</sup> cycles  
 381 have been achieved (see Figure 3e).<sup>3,90</sup> Engineering the shape  
 382 of the PVS to minimize reading times and maximize  
 383 performance has also been reported.<sup>3</sup> In any case, measuring  
 384 the value of  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  for >10<sup>10</sup> cycles is possible (see  
 385 Figure 1g)<sup>91</sup> and is the preferred way to do it.


## 386 DISCUSSION AND PROSPECTS

387 We have noticed that a considerable number of publications in  
 388 the field of RS claimed very high endurances >10<sup>7</sup> cycles based  
 389 on a plot that contains few (*i.e.*, < 100) data points for only  
 390 one device (see Figure 4), that is, ignoring steps 1–4. Such a  
 391 simplified method is less reliable than the one described in the  
 392 previous section because it cannot confirm that the device has  
 393 actually switched in every cycle. As mentioned, the value of  
 394  $V_{\text{SET}}$ ,  $V_{\text{RESET}}$ ,  $t_{\text{SET}}$ , and  $t_{\text{RESET}}$  can notoriously change in every  
 395 cycle, and it could be possible that the application of the same  
 396 pulse voltage or pulse duration could not induce the state  
 397 transition or could damage the device. Furthermore, the  
 398 endurance plots in Figure 4 ignore some of the most important  
 399 challenges of RS technologies, which are cycle-to-cycle and  
 400 device-to-device variability.<sup>56</sup>

401 In many cases endurance plots like those in Figure 4 have  
 402 been created by applying a PVS without reading the current  
 403 and interrupting the stress to read the resistance by applying  
 404 either a PVS or an RVS. This process is different than the one  
 405 described in step 5 of Figure 3 (see previous section), as it  
 406 requires interrupting the stress and introduces a relaxation time  
 407 (of the order of seconds).<sup>92</sup> This relaxation time may affect the  
 408 state and its properties (*e.g.*,  $V_{\text{SET}}$ ,  $V_{\text{RESET}}$ ),<sup>93</sup> which means that

409 the switching conditions might no longer be appropriate. It is 409  
 therefore very important that same values of delays are applied 410  
 between write pulses over the whole endurance test. The use of 411  
 a RVS to read the current is even worse because the authors 412  
 would be claiming high endurances without having confirmed 413  
 that the device can switch when applying a PVS. This is 414  
 important because an RVS will always reach  $V_{\text{SET}}$  and  $V_{\text{RESET}}$  415  
 and the device may switch; however, when applying a fast PVS, 416  
 the voltage or duration may not be sufficiently high to always 417  
 guarantee the switching, or else may be too high and could 418  
 damage the device. Moreover, most RS studies employ RVS 419  
 with a current limitation to prevent the degradation of the 420  
 device, while this function is not available when applying the 421  
 PVS with commercial SPA. Current limitation during PVS 422  
 could also be achieved using a resistor or transistor in series 423  
 with the RS cell; however, it should not be forgotten that 424  
 conventional SPA systems do not provide sufficiently fast 425  
 current limitation (during RVS) to prevent device damage 426  
 during the set events, plus add additional parasitic capacitance 427  
 effects; all of this has an impact in the endurance.<sup>94–96</sup> The 428  
 overshoot current caused by the parasitic capacitances leads to 429  
 an excessive leakage current across the RS device after the 430  
 forming and set process. In most cases it accelerates the device 431  
 degradation. Overall, the total integrated stress during a RVS 432  
 normally exceeds that of a PVS by orders of magnitude;<sup>433</sup> therefore, the two types of measurements are not comparable.<sup>434</sup>  
 Disclosing details about the measuring protocol is very 435  
 important.<sup>436</sup>

In addition, MIM-like RS devices with different compositions (*i.e.*, materials, thicknesses) are likely to have different optimal biasing conditions. As their right balance is crucial for 439



**Figure 5.** Additional considerations related to the estimation of endurance of RS devices. (a, b) Resistance *vs* cycle plot presenting a claim of endurance based on the drawing of dashed lines. This method is unreliable. The method used in Figure 3 is recommended. Reprinted with permission from ref 112. Copyright 2012 Springer. (c, d) Current *vs* time plot measured at a constant voltage to characterize the retention time of the RS device in HRS and LRS. The retention claim of 10 years is unreliable because it is based on extrapolation over several orders of magnitude. The correct method to measure the retention time of RS devices is explained in ref 49. (c) Reprinted with permission from ref 40. Copyright 2012 Springer. (d) Reprinted with permission from ref 113. Copyright 2013 Springer. (e) Current *vs* voltage plots for the 1st, 500th, and 1000th cycles of a MoS<sub>2</sub>-based RS device. This method presenting the data is problematic, as it cannot confirm that the devices switched during all the 1000 cycles and ignores cycle-to-cycle variability. Reprinted with permission from ref 114. Copyright 2016 ACS Publishing. (f, g) Current *vs* voltage plots measured during 50 cycles in some state-of-the-art MIM-like RS devices fabricated in industrial facilities. These plots indicate the real variability of RS devices, and such a type of characterization is recommended. (f, g) Reprinted with permission from ref 115. Copyright 2014 IEEE. (h, i) Dispersion of the state currents and switching voltages in state-of-the-art MIM-like RS devices fabricated in an industrial facility. Reprinted with permission from ref 22. Copyright 2011 IEEE.

a high endurance,<sup>97</sup> the comparison between different devices becomes challenging. The popular strategy of using a fixed set of switching parameters for different stacks might lead to a false endurance quantification. If the write scheme is optimized for one specific stack, a potentially better stack could show inferior endurance due to suboptimal biasing. We think that this strategy is only valid if the biasing conditions are strictly specified by the application. In other cases, we recommend optimizing the switching parameters by adaptive programming for each tested stack (or even for each device) and comparing the optimized endurance. A respective algorithm has been demonstrated.<sup>98</sup>

In order to emphasize how important the measuring protocol is, Table 1 summarizes the highest cycling endurance ever reported for RS devices made (totally or partially) of 2D materials and indicates the structure and size of the device, the method used to characterize the endurance, and the number of

points shown in each plot. As it can be observed, all endurance claims  $>10^5$  cycles have been made presenting plots that contain  $<100$  data points, while when measuring  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  in each cycle, the maximum endurance achieved is 80,000 cycles. The fact that the endurance registered strongly depends on the characterization method indicates their important effect on the device reliability. High endurances have been only achieved when measuring few cycles, which means that this method ignores failure mechanisms. Overall, making endurance claims based on plots showing few (*i.e.*,  $< 100$ ) data points is risky and can be unreliable, especially if the authors are using advanced nanomaterials (*e.g.*, 2D materials, MXene or perovskites) in which the endurance has never been tested in each cycle before.

As explained in the previous section, in the context of RS devices measuring  $R_{\text{HRS}}$  and  $R_{\text{LRS}}$  for the first  $10^6$ – $10^7$  cycles, they only take a few minutes or hours, so we do not see any

**Table 2. Highest Switching Endurances of RS Devices Ever Reported and the Number of Data Points Presented to Support Such Claims<sup>a</sup>**

ref	structure	endurance claimed	data points presented	reliability of the claim
136	ITO(or Au)/[Ru(L) <sup>3</sup> ] <sup>2+</sup> /ITO	10 <sup>12</sup>	indistinguishable	high
90	Pt/TaO <sub>x</sub> /Ta	>10 <sup>10</sup>	indistinguishable	high
147	Au/Ni/PR/Pt/Co/BiFeO <sub>3</sub> /Ca <sub>0.96</sub> Ce <sub>0.04</sub> MnO <sub>3</sub> / YAlO <sub>3</sub>	4 × 10 <sup>6</sup>	indistinguishable	high
98	Ta/ZrO <sub>2</sub> /Pt	10 <sup>6</sup>	indistinguishable	high
97	TiN/TiO <sub>x</sub> /HfO <sub>x</sub> /TiN	10 <sup>6</sup>	indistinguishable	high
169	Ag/10%Sb-GeS <sub>2</sub> /W	>10 <sup>5</sup>	indistinguishable	high
179	Pt/Ta/TaO <sub>x</sub> :Zr/Pt	2.9 × 10 <sup>10</sup>	indistinguishable	medium
131	Pt/TaO <sub>x</sub> /Pt	>10 <sup>9</sup>	indistinguishable	medium
178	Ag/a-Si/poly-Si	>10 <sup>8</sup>	indistinguishable	medium
166	Pd/Ag/HfO <sub>x</sub> /Ag/Pd	10 <sup>8</sup>	indistinguishable	medium
151	Ta/TaO <sub>x</sub> /Pt	10 <sup>6</sup>	indistinguishable	medium
146	Au/Ti/BFO/BFTO/Pt	>2 × 10 <sup>5</sup>	indistinguishable	medium
127	Au/BTCO/Pt/Ti/SiO <sub>2</sub> /Si	10 <sup>5</sup>	indistinguishable	medium
141	Pt/BST/SRO/STO	10 <sup>5</sup>	indistinguishable	medium
143	Al/PEDOT:PSS/PMMA/ITO/PET	10 <sup>5</sup>	indistinguishable	medium
167	Ta/TaO <sub>x</sub> /TiO <sub>2</sub> /Ti	10 <sup>15</sup>	42	low
123	Pt/Ta <sub>2</sub> O <sub>5-x</sub> /TaO <sub>2-x</sub> /Pt	10 <sup>12</sup>	75	low
120	Pt/TaO <sub>x</sub> /Ta <sub>2</sub> O <sub>5</sub> /Pt	>10 <sup>12</sup>	50	low
4	Pt/TaO <sub>x</sub> /Ta <sub>2</sub> O <sub>5</sub> /Pt	10 <sup>12</sup>	23	low
155	TE/SLT/BE (1S)	10 <sup>11</sup>	110	low
	1S1R	10 <sup>5</sup>	16	low
168	AlO <sub>δ</sub> /Ta <sub>2</sub> O <sub>5-x</sub> /TaO <sub>y</sub>	10 <sup>11</sup>	33	low
145	Ta/HfO <sub>2</sub> /Pt	1.2 × 10 <sup>11</sup>	34	low
60	Ag/Ag <sub>33</sub> Ge <sub>20</sub> Se <sub>47</sub> /Ag	>10 <sup>10</sup>	~5	low
128	TiN/Hf/HfO <sub>2</sub> /TiN	10 <sup>10</sup>	31	low
	TiN/Ti/HfO <sub>2</sub> /TiN	10 <sup>10</sup>	31	low
	TiN/Ta/HfO <sub>2</sub> /TiN	10 <sup>6</sup>	25	low
150	TiN/HfO <sub>2</sub> /TiN	10 <sup>10</sup>	60	low
140	TiN/Hf/HfO <sub>2</sub> /TiN	10 <sup>10</sup>	31	low
67	Ti/HfO <sub>2</sub> (1)/O <sub>2</sub> -HfO <sub>2</sub> (9)/TiN	10 <sup>10</sup>	11	low
149	Pt/AlO <sub>z</sub> /Ta <sub>2</sub> O <sub>5-x</sub> /TaO <sub>y</sub> /Pt	10 <sup>10</sup>	32	low
68	TiN/Gd:SiO <sub>2</sub> /ITO	10 <sup>9</sup>	10	low
61	Cu/HfO <sub>2</sub> /Pt (1T1R)	~10 <sup>9</sup>	13	low
62	TiN/As-Ge-Te-Si-N/TiN (or Ni)	>10 <sup>8</sup>	17	low
77	TiN/TiON/HfO <sub>x</sub> /Pt	>10 <sup>8</sup>	22	low
135	TiN/Ti/HfO <sub>2</sub> /TiN	>10 <sup>8</sup>	80	low
126	Pt/Au/MgO/Co <sub>3</sub> O <sub>4</sub> /Pt/Au	>10 <sup>8</sup>	74	low
69	Al/PFCF-rGO/ITO	10 <sup>8</sup>	9	low
70	Al/GO-PVK/ITO	10 <sup>8</sup>	9	low
71	Al/TPAPAM-GO/ITO	10 <sup>8</sup>	9	low
139	Al/PS- <i>b</i> -P4VP-GO/ITO	10 <sup>8</sup>	25	low
72	Ti/AlN/Pt/Ti/SiO <sub>2</sub> /Si	10 <sup>8</sup>	9	low
148	TiN/AsTeGeSiN/TiN/Pt	10 <sup>8</sup>	23	low
169	Si <sub>3</sub> N <sub>4</sub> /Ta/Si <sub>3</sub> N <sub>4</sub> /Ta/Si <sub>3</sub> N <sub>4</sub>	10 <sup>8</sup>	40	low
32	TiN/Ti/HfO <sub>x</sub> /TiN	10 <sup>8</sup>	~130	low
33	Cu/HfO <sub>2</sub> /TiN/Ru	10 <sup>8</sup>	8	low
134	ITO/HfO <sub>x</sub> /ITO	5 × 10 <sup>7</sup>	~150	low
117	Pt/SiO <sub>2</sub> :Pt/Ta	3 × 10 <sup>7</sup>	80	low
119	G/MoS <sub>2-x</sub> O <sub>x</sub> /G	>2 × 10 <sup>7</sup>	70	low
144	TiN/RTO WO <sub>x</sub> /W/TiN	>10 <sup>7</sup>	~100	low
170	Cu/Cu-Te/GdO <sub>x</sub> /W	>10 <sup>7</sup>	44	low
73	TiN/a-C:H/Pt	10 <sup>7</sup>	9	low
74	ITO/AlN/ITO	10 <sup>7</sup>	9	low
152	TaN/ZrO <sub>2</sub> /HfO <sub>2</sub> /TiN	10 <sup>7</sup>	63	low
154	Pt/Zn:SiO <sub>x</sub> /TiN	10 <sup>7</sup>	70	low
76	Cu/nanohole-graphene/HfO <sub>2</sub> /Pt/Cu/HfO <sub>2</sub> /Pt	10 <sup>7</sup>	11	low
22	TiN/Hf/HfO <sub>2</sub> /TiN	10 <sup>7</sup>	27	low
76	Cu/Cu-doped SiO <sub>2</sub> /W	10 <sup>7</sup>	6	low
63	Al/P3BT:PCBM/Al/PET	10 <sup>7</sup>	15	low
125	Pt/TiO <sub>2</sub> /TiN/Pt	2 × 10 <sup>6</sup>	24	low

Table 2. continued

ref	structure	endurance claimed	data points presented	reliability of the claim
13	Ag/GeSe/Si <sub>3</sub> N <sub>4</sub> /W	>10 <sup>6</sup>	11	low
64	Pt/Nb-doped SrTiO <sub>3</sub> /Pt	>10 <sup>6</sup>	7	low
65	HZO/LSMO/LAO	>10 <sup>6</sup>	13	low
66	Ag-GeSe-Si <sub>3</sub> N <sub>4</sub> -W	>10 <sup>6</sup>	5	low
111	TiN/Hf/TaO/HfAlO/AlO/TiN	10 <sup>6</sup>	21	low
32	TiN/Ti/HfO <sub>x</sub> /TiN	10 <sup>6</sup>	20	low
129	TiN/Ti/HfO <sub>x</sub> /TiN	10 <sup>6</sup>	~80	low
130	Au/Pt/Bi <sub>1-x</sub> FeO <sub>3</sub> /SrRuO <sub>3</sub> /SrTiO <sub>3</sub>	10 <sup>6</sup>	55	low
132	Ru/Ta <sub>2</sub> O <sub>5</sub> /TiO <sub>2</sub> /Ru	10 <sup>6</sup>	~50	low
133	TiN/WO <sub>x</sub> /TiN	10 <sup>6</sup>	~70	low
137	noble metal/NiO/noble metal	10 <sup>6</sup>	~80	low
142	TiN/Ti/HfO <sub>x</sub> /TiN	10 <sup>6</sup>	260	low
78	Pt/ZrO <sub>x</sub> /HfO <sub>x</sub> /TiN	10 <sup>6</sup>	7	low
121	Pt/PCMO/Al	10 <sup>6</sup>	37	low
153	Pt/ZnO/Pt	10 <sup>6</sup>	60	low
166	Pt/Ni: SiO <sub>2</sub> /TiN	10 <sup>6</sup>	54	low
171	Al/TiN/Cu/TiW/Al <sub>2</sub> O <sub>3</sub> /W	10 <sup>6</sup>	25	low
173	Pt/HfO <sub>x</sub> /ZrN <sub>x</sub>	10 <sup>6</sup>	64	low
122	Cu-GST/TiTe <sub>x</sub> /SiO <sub>2</sub> /W	2 × 10 <sup>5</sup>	24	low
138	Al/PMMA/MLG/PMMA/ITO/PET	1.5 × 10 <sup>5</sup>	~200	low
79	Pt/ZrO <sub>x</sub> /HfO <sub>x</sub> /TiN	>10 <sup>5</sup>	6	low
157	Pt/NP SiOx/Pt	>10 <sup>5</sup>	25	low
175	W/Ge <sub>0.4</sub> Se <sub>0.6</sub> /Cu/Al	>10 <sup>5</sup>	48	low
80	IrO <sub>x</sub> /Al <sub>2</sub> O <sub>3</sub> /Ge NW <sub>S</sub> /SiO <sub>2</sub> /Si MOS structure	>10 <sup>5</sup>	12	low
81	Ni/HfO <sub>x</sub> /n <sup>+</sup> Si	>10 <sup>5</sup>	18	low
82	Ni/GeO <sub>x</sub> /HfON/TaN	10 <sup>5</sup>	12	low
83	Pt/SrTiO <sub>x</sub> /Si	10 <sup>5</sup>	5	low
84	Al/PMMA/GO/PMMA/ITO	10 <sup>5</sup>	7	low
85	Al/TiO <sub>x</sub> /Al	10 <sup>5</sup>	11	low
86	Cu/pV <sub>3</sub> D <sub>3</sub> /Al	10 <sup>5</sup>	9	low
124	TiN/HfO <sub>x</sub> /AlO <sub>x</sub> /Pt	10 <sup>5</sup>	37	low
	Pt/a-CO <sub>x</sub> /SiO <sub>2</sub> /W			
156	Ti/a-CO <sub>x</sub> /SiO <sub>2</sub> /W	5 × 10 <sup>4</sup>	40	low
	W/a-CO <sub>x</sub> /SiO <sub>2</sub> /W			

<sup>a</sup>Many studies in the field of RS claimed endurances >10<sup>5</sup> cycles based on plots that contain fewer than 50 data points, which are collected from one single device. Such claims need to be supported by much more abundant data, if possible, and collected on multiple devices. The rows with medium reliability are those for which, while showing abundant data, it looks like multiple cycles were not measured or the points were just skipped when plotted (which was not specified in the article).

convincing reason for not including such data in every RS publication. It is worth noting that the recommended method to characterize the endurance (Figure 3) requires reading the current during the pulsed voltage stress. The most common way to do this experiment is to (i) use an additional module of the SPA (e.g., Keysight B1500A and Keithley 4200) that can apply a PVS and record current simultaneously and (ii) connect the RS device in series with a resistor, apply the PVS with the SPA, and measure the voltage of the resistor using a mixed-signal oscilloscope (although the resolution of the oscilloscope is much worse than that of the SPA,<sup>99</sup> especially when trying to measure  $R_{HRS}$ ). Some authors, when asked to provide the values of  $R_{HRS}$  and  $R_{LRS}$  in every cycle during revisions in journals, argue that they do not have such setups. In such cases, collaborating with other scientists or simply making no claim of endurance would be better than claiming a value without enough supported statistical data. Some papers showed a plot like the one in Figure 3a to demonstrate correct switching (which confirms that they have the required hardware), but they select not to measure  $R_{HRS}$  and  $R_{LRS}$  in every cycle.<sup>58,100–103</sup> This practice should be avoided, as measuring 10<sup>6</sup> cycles applying PVS with a duration of 1  $\mu$ s

would take only a few minutes or hours; if the device does not switch in 1  $\mu$ s, it is not useful for most RS technologies.

Regarding the number of devices to measure, it is obvious that the more the better (as for any other electronic device) and establishing a specific number to consider an article reliable would be subjective and controversial. As for any other product, controlling the quality of 100% of items fabricated for the entire required lifetime is not feasible. For this reason, quality controls in which only a small percentage of devices are tested are often applied. These processes bring an associated inherent trade-off: development time vs accuracy; and in most cases, companies do not reveal details about them. Nevertheless, it is known that the standard qualification procedure for memory endurance in the industry requires statistical results from a sufficiently large memory array (>kilobit size).<sup>104,105</sup> This characterizes endurance under the influences of cycle-to-cycle evolution and device-to-device variation. Therefore, a low bit error rate after cycling guarantees robust endurance. However, the array-level analysis with many devices is typically not available in the early development stage and in the academic research. Furthermore, the process control on the device variation is not optimized for most studies. In any case,

we note that publications in top journals exploring other electronic devices (*e.g.*, FETs) often present data (*i.e.*, mobility, subthreshold swing) for >50 devices;<sup>106–109</sup> however, in the field of RS, the number of devices analyzed is (in general) strikingly lower, and most publications present data for one or few (*i.e.*, < 5) devices, especially in terms of endurance. Combined with the aforementioned low number of data points presented in many cases, the claim of high endurance is particularly unreliable. We think that presenting endurance data for at least 10 devices would be more reliable and at the same time feasible. This number is in line with the statistical reproducibility statements of some relevant journals.<sup>110</sup> A useful validation metric would be to plot the distributions of resistance states obtained for steps 1–4 and compare them with the distributions obtained for step 5, which would allow detecting any onset of degradation mechanisms.<sup>111</sup> Some companies also use verified-endurance tests, using algorithms like increasing-step-pulse-programming.<sup>101</sup>

Finally, we would like to point out some much less reliable claims of high endurances presented in some articles, consisting of measuring few cycles and drawing extended dashed lines (see Figure 5a,b).<sup>112</sup> Similar unwarranted extrapolations have also been done for HRS and LRS retention times (Figure 5 c,d).<sup>40,113</sup> Presenting a few current *vs* voltage (*I*–*V*) curves corresponding to a handful of selected cycles (see Figures 5e) also leads to underestimations of cycle-to-cycle variability.<sup>114</sup> With this method, the devices show a low variability of switching voltages and state currents, when the device currents could be experiencing larger variations from one cycle to another. The best variability in the switching voltages and state resistances demonstrated by visualizing multiple cycles in state-of-the art RS devices fabricated at industrial facilities is always much larger (see Figures 5f,g).<sup>115</sup> Another important aspect when analyzing the endurance of RS devices is the lateral size. One should always keep in mind that achieving a very high endurance (>10<sup>8</sup> cycles) in RS devices with a large lateral size (>25 μm<sup>2</sup>) does not mean that smaller (~100 nm<sup>2</sup>) RS devices with similar composition will exhibit a similar endurance.<sup>115</sup> First, narrower metallic wires could easily melt if the currents in LRS are too high; and second the concentration of native defects (necessary to promote RS)<sup>1,26,44</sup> may be much lower in smaller devices, and if it reaches a critical value, the devices may not switch. Note that the switching voltages and state currents strongly depend on the device size, as shown in Figure 5h,i.<sup>22</sup> It may happen for large cells that when the filament degrades and gets stuck into a high-resistive state during the endurance test, another filament is created and takes over the cycling. This phenomenon might occur several times, and its probability to happen is much higher for large than for scaled RS devices. Some of the most prominent researchers in the field of RS usually present values of R<sub>HRS</sub> and R<sub>LRS</sub> in every cycle when making endurance claims.<sup>90,116,117</sup> This is also the method used by the industry before trying to commercialize RS devices for different technologies, independently if they show that in papers or not (sometimes articles from companies do not disclose enough information due to confidentiality issues). Therefore, it would be much better if the entire community working on RS devices always support endurance claims by measuring R<sub>HRS</sub> and R<sub>LRS</sub> in every cycle (see Figure 1e,f and Figure 3c,d). To provide the readers with a practical summary of the endurances of RS devices, in Table 2 we have summarized all the studies that we found in the literature claiming an

endurance >10<sup>5</sup> cycles and indicate the number of data points presented.<sup>172,174</sup>

## CONCLUSION

The cycling endurance of RS devices has been mainly characterized using two different methods. The first one consists of stressing the devices and measuring the values of R<sub>HRS</sub> and R<sub>LRS</sub> after every set/reset transition; this method is highly reliable and should always be employed, at least for the first 10<sup>6</sup>–10<sup>7</sup> cycles. The second one consists of stressing the devices without measuring R<sub>HRS</sub> and R<sub>LRS</sub> and stopping the stress after some cycles to read the values of R<sub>HRS</sub> and R<sub>LRS</sub>; this method is not recommended because it cannot confirm the switching of the device in every cycle, it introduces delays affecting the RS properties, it underestimates cycle-to-cycle variability of switching voltages and state currents, and it also overestimates the endurance lifetime. Table 2 presents a summary of the highest endurances ever claimed for RS devices and the number of data points presented in those studies. In our opinion, authors of studies in the field of RS reporting endurance plots should always describe in detail their measuring protocol, specifically indicating if they read R<sub>HRS</sub> and R<sub>LRS</sub> in each cycle and how many data points they are displaying. Clear communication of these critical experimental details will help readers to understand the real cycling endurance of the RS devices developed in each study and should accelerate the commercialization of RS technologies.

## AUTHOR INFORMATION

### Corresponding Author

Mario Lanza – Physical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia; [orcid.org/0000-0003-4756-8632](https://orcid.org/0000-0003-4756-8632); Email: mario.lanza@kaust.edu.sa

### Authors

Rainer Waser – Peter-Grünberg-Institut (PGI-7), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany; Peter-Grünberg-Institut (PGI-10), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany; Institut für Werkstoffe der Elektrotechnik 2 (IWE2), RWTH Aachen University, Aachen 52074, Germany

Daniele Ielmini – Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano and IU.NET, Milano 20133, Italy

J. Joshua Yang – Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, California 90089, United States

Ludovic Goux – Imec, 3001 Leuven, Belgium

Jordi Suñé – Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Barcelona 08193, Spain

Anthony Joseph Kenyon – Department of Electronic and Electrical Engineering, University College London, London WC1E 7JE, United Kingdom

Adnan Mehnec – Department of Electronic and Electrical Engineering, University College London, London WC1E 7JE, United Kingdom

Sabina Spiga – CNR-IMM, Unit of Agrate Brianza, Agrate Brianza (MB) 20864, Italy; [orcid.org/0000-0001-7293-7503](https://orcid.org/0000-0001-7293-7503)

Vikas Rana – Peter-Grünberg-Institut (PGI-10), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany

641	Stefan Wiefels – Peter-Grünberg-Institut (PGI-7), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany	704
642	Stephan Menzel – Peter-Grünberg-Institut (PGI-7), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany; <a href="https://orcid.org/0000-0002-4258-2673">orcid.org/0000-0002-4258-2673</a>	705
643	Ilia Valov – Peter-Grünberg-Institut (PGI-7), Forschungszentrum Jülich GmbH, 52425 Jülich, Germany; <a href="https://orcid.org/0000-0002-0728-7214">orcid.org/0000-0002-0728-7214</a>	706
644	Marco A. Villena – Applied Materials Inc., Reggio Emilia 74L 42122, Italy	707
645	Enrique Miranda – Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona, Barcelona 08193, Spain	708
646	Xu Jing – School of Materials Science and Engineering, Jiangsu Key Laboratory of Advanced Metallic Materials, Southeast University, Nanjing 211189, China	709
647	Francesca Campabadal – Institut de Microelectrònica de Barcelona-Centre Nacional de Microelectrònica, Consejo Superior de Investigaciones Científicas, Bellaterra 08193, Spain	710
648	Mireia Gonzalez – Institut de Microelectrònica de Barcelona- Centre Nacional de Microelectrònica, Consejo Superior de Investigaciones Científicas, Bellaterra 08193, Spain	711
649	Fernando Aguirre – Unidad de Investigación y Desarrollo de las Ingenierías-CONICET, Facultad Regional Buenos Aires, Universidad Tecnológica Nacional (UIDI-CONICET/ FRBA-UTN), Medrano 951(C1179AAQ), Argentina	712
650	Felix Palumbo – Unidad de Investigación y Desarrollo de las Ingenierías-CONICET, Facultad Regional Buenos Aires, Universidad Tecnológica Nacional (UIDI-CONICET/ FRBA-UTN), Medrano 951(C1179AAQ), Argentina	713
651	Kaichen Zhu – Physical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia	714
652	Juan Baustista Roldan – Departamento de Electrónica y Tecnología de Computadores, Facultad de Ciencias, Universidad de Granada, Granada 18071, Spain	715
653	Francesco Maria Puglisi – Dipartimento di Ingegneria “Enzo Ferrari”, Università di Modena e Reggio Emilia, Modena 41125, Italy	716
654	Luca Larcher – Applied Materials Inc., Reggio Emilia 74L 42122, Italy	717
655	Tuo-Hung Hou – Department of Electronics Engineering and Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan; <a href="https://orcid.org/0000-0002-9686-7076">orcid.org/0000-0002-9686-7076</a>	718
656	Themis Prodromakis – Centre for Electronics Frontiers, University of Southampton, Southampton SO171BJ, United Kingdom	719
657	Yuchao Yang – Key Laboratory of Microelectronic Devices and Circuits (MOE), Department of Micro/nanoelectronics, Peking University, Beijing 100871, China; <a href="https://orcid.org/0000-0003-4674-4059">orcid.org/0000-0003-4674-4059</a>	720
658	Peng Huang – Key Laboratory of Microelectronic Devices and Circuits (MOE), Department of Micro/nanoelectronics, Peking University, Beijing 100871, China; <a href="https://orcid.org/0000-0003-3280-0099">orcid.org/0000-0003-3280-0099</a>	721
659	Tianqing Wang – Department of Applied Physics, The Hong Kong Polytechnic University, Kowloon, Hong Kong	722
660	Yang Chai – Department of Applied Physics, The Hong Kong Polytechnic University, Kowloon, Hong Kong	723
661	Kin Leong Pey – Engineering Product Development, Singapore University of Technology and Design (SUTD), 487372, Singapore; <a href="https://orcid.org/0000-0002-0066-091X">orcid.org/0000-0002-0066-091X</a>	724
662	Nagarajan Raghavan – Engineering Product Development, Singapore University of Technology and Design (SUTD), 487372, Singapore; <a href="https://orcid.org/0000-0001-6735-3108">orcid.org/0000-0001-6735-3108</a>	725
663	Salvador Duenas – Department of Electronics, University of Valladolid, Valladolid E-47011, Spain	726
664	Tao Wang – Institute of Functional Nano and Soft Materials (FUNSOM), Collaborative Innovation Center of Suzhou Nano Science and Technology, Soochow University, Suzhou 215123, China	727
665	Qiangfei Xia – Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, Massachusetts 01003-9292, United States	728
666	Sebastian Pazos – Physical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia	729
667	Complete contact information is available at: <a href="https://pubs.acs.org/10.1021/acsnano.1c06980">https://pubs.acs.org/10.1021/acsnano.1c06980</a>	730
668	<b>Notes</b>	731
669	The authors declare no competing financial interest.	732
670	<b>ACKNOWLEDGMENTS</b>	733
671	This work has been supported by the generous Baseline funding program of the King Abdullah University of Science and Technology (KAUST).	734
672	<b>VOCABULARY</b>	735
673	Resistive switching device, electronic device that can alter their electrical resistance when an electrical stress is applied. They normally have a metal/insulator/metal structure ( <i>i.e.</i> , two electrodes), although some three-electrode configurations (with a third electrode adjacent to the insulator) have been proposed. The changes in the electrical resistance are normally nonvolatile, although a small portion of devices also exhibit volatile resistive switching; memristor, short for “memory” and “resistor”, this is the fourth fundamental electronic component (together with the resistor, capacitor and inductor), and it relates electric charge and magnetic flux. The word memristor has been often employed as a synonym of resistive switching device, although one portion of the community working in this field thinks that is not correct; nonvolatile memory (NVM), a type of computer memory that can store information even after power is removed. This type of memory is used to store information for long periods >10 years. The most employed NVM is the NAND Flash. Emerging NVMs are phase-change memories, resistive random-access memories, and magnetic random-access memories, among others; switching endurance, for devices exhibiting two stable states, endurance is defined as the maximum number of programming cycles that a device can undergo before its electrical characteristics start to deviate outside the allowed ranges, even if that happens only temporarily during one cycle. For multistate devices, there is no consensus on what endurance is, although several authors defined it as the number of transitions from the most to the least resistive states stopping at all intermediate states and back to the most resistive state; crossbar array, circuit containing two groups of metallic bars separated by one insulator. First, one group of parallel metallic bars is deposited on an insulating substrate, then an insulator is deposited on the bars, and finally the second group of bars (parallel to each other but perpendicular to the first group) is deposited on top. This configuration leads to multiple metal/insulator/metal cells at	736

763 the intersections between the bars, which serve as a resistive  
764 switching device

## 765 REFERENCES

- 766 (1) Ielmini, D.; Waser, R. *Resistive Switching: From Fundamentals of*  
767 *Nanoionic Redox Processes to Memristive Device Applications*; Wiley-  
768 VCH, Weinheim, 2016.
- 769 (2) Zhang, W.; Gao, B.; Tang, J.; Li, X.; Wu, W.; Qian, H.; Wu, H.  
770 Analog-Type Resistive Switching Devices for Neuromorphic Comput-  
771 ing. *Phys. Status Solidi RRL* **2019**, *13*, 1900204.
- 772 (3) Jo, S. H.; Kumar, T.; Narayanan, S.; Lu, W. D.; Nazarian, H. 3D-  
773 Stackable Crossbar Resistive Memory Based on Field Assisted  
774 Superlinear Threshold (Fast) Selector. Proceedings from the 2014  
775 *IEEE International Electron Devices Meeting*, San Francisco, CA,  
776 December 15–17, 2014; IEEE: New York, 2014; pp 160–163.
- 777 (4) Chen, W.-H.; Li, K.-X.; Lin, W.-Y.; Hsu, K.-H.; Li, P.-Y.; Yang,  
778 C.-H.; Xue, C.-X.; Yang, E.-Y.; Chen, Y.-K.; Chang, Y.-S. A 65nm  
779 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-  
780 16ns Multiply-and-Accumulate for Binary DNN AI Edge Processors.  
781 Proceedings from the *International Solid-State Circuits Conference*  
782 (ISSCC), San Francisco, CA, February 11–15, 2018; IEEE: New  
783 York, 2018; pp 494–496.
- 784 (5) Wang, W.; Pedretti, G.; Milo, V.; Carboni, R.; Calderoni, A.;  
785 Ramaswamy, N.; Spinelli, A. S.; Ielmini, D. Learning of  
786 Spatiotemporal Patterns in a Spiking Neural Network with Resistive  
787 Switching Synapses. *Sci. Adv.* **2018**, *4*, 4752.
- 788 (6) Guo, Y.; Wu, H.; Gao, B.; Qian, H. Unsupervised Learning on  
789 Resistive Memory Array Based Spiking Neural Networks. *Front.*  
790 *Neurosci.* **2019**, *13*, 812.
- 791 (7) Kim, M.; Paluszak, E.; Ge, R.; Wu, X.; Ducournau, G.; Lee, J. C.;  
792 Happy, H.; Akinwande, D. Analogue Switches Made from Boron  
793 Nitride Monolayers for Application in 5G and Terahertz Communi-  
794 cation Systems. *Nat. Electron.* **2020**, *3*, 479–485.
- 795 (8) Pi, S.; Ghadiri-Sadrabadi, M.; Bardin, J. C.; Xia, Q. Nanoscale  
796 Memristive Radiofrequency Switches. *Nat. Commun.* **2015**, *6*, 7519.
- 797 (9) Wang, Y.; Wu, F.; Liu, X.; Lin, J.; Chen, J.-Y.; Wu, W.-W.; Wei,  
798 J.; Liu, Y.; Liu, Q.; Liao, L. High On/Off Ratio Black Phosphorus  
799 Based Memristor with Ultra-Thin Phosphorus Oxide Layer. *Appl.*  
800 *Phys. Lett.* **2019**, *115*, 193503.
- 801 (10) Balatti, S.; Ambrogio, S.; Ielmini, D. Normally-Off Logic Based  
802 on Resistive Switches—Part I: Logic Gates. *IEEE Trans. Electron*  
803 *Devices* **2015**, *62*, 1831–1838.
- 804 (11) Siemon, A.; Drabinski, R.; Schultis, M. J.; Hu, X.; Linn, E.;  
805 Heittmann, A.; Waser, R.; Querlioz, D.; Menzel, S.; Friedman, J. S.  
806 Stateful Three-Input Logic with Memristive Switches. *Sci. Rep.* **2019**,  
807 *9*, 14618.
- 808 (12) Ielmini, D.; Wong, H.-S. P. In-Memory Computing with  
809 Resistive Switching Devices. *Nat. Electron.* **2018**, *1*, 333–343.
- 810 (13) Gaba, S.; Sheridan, P.; Zhou, J.; Choi, S.; Lu, W. Stochastic  
811 Memristive Devices for Computing and Neuromorphic Applications.  
812 *Nanoscale* **2013**, *5*, 5872–5878.
- 813 (14) Liu, T. A 130.7 mm<sup>2</sup> 2-Layer 32 Gb ReRAM Memory Device  
814 in 24 nm Technology. Proceedings from the *International Solid-State*  
815 *Circuits Conference Digest of Technical Papers*, San Francisco, CA,  
816 February 17–21, 2013; IEEE: New York, 2013; pp 210–212.
- 817 (15) Fackenthal, R.; Kitagawa, M.; Otsuka, W.; Prall, K.; Mills, D.;  
818 Tsutsui, K.; Javanifarid, J.; Tedrow, K.; Tsushima, T.; Shibahara, Y.  
819 19.7 A 16 Gb ReRAM with 200 MB/s Write and 1 GB/s Read in 27  
820 nm Technology. Proceedings from the *International Solid-State*  
821 *Circuits Conference Digest of Technical Papers*, San Francisco, CA,  
822 February 9–13, 2014; IEEE: New York, 2014; pp 338–340.
- 823 (16) Ito, S.; Hayakawa, Y.; Wei, Z.; Muraoka, S.; Kawashima, K.;  
824 Kotani, H.; Kouno, K.; Nakamura, M.; Du, G. A.; Chen, J. F. ReRAM  
825 Technologies for Embedded Memory and Further Applications.  
826 Proceedings from the *International Memory Workshop (IMW)*, Kyoto,  
827 Japan, May 13–16, 2018; IEEE: New York, 2018.
- 828 (17) Yao, P.; Wu, H.; Gao, B.; Tang, J.; Zhang, Q.; Zhang, W.; Yang,  
829 J. J.; Qian, H. Fully Hardware-Implemented Memristor Convolutional  
830 Neural Network. *Nature* **2020**, *577*, 641–646.
- 831 (18) Cai, F.; Correll, J. M.; Lee, S. H.; Lim, Y.; Bothra, V.; Zhang, Z.; Flynn, M. P.; Lu, W. D. A Fully Integrated Reprogrammable Memristor-CMOS System for Efficient Multiply-Accumulate Operations. *Nat. Electron.* **2019**, *2*, 290–299.
- 832 (19) Tian, H.; Guo, Q.; Xie, Y.; Zhao, H.; Li, C.; Cha, J. J.; Xia, F.; Wang, H. Anisotropic Black Phosphorus Synaptic Device for Neuromorphic Applications. *Adv. Mater.* **2016**, *28*, 4991–4997.
- 833 (20) Sangwan, V. K.; Lee, H.-S.; Bergeron, H.; Balla, I.; Beck, M. E.; Chen, K.-S.; Hersam, M. C. Multi-Terminal Memtransistors from Polycrystalline Monolayer Molybdenum Disulfide. *Nature* **2018**, *554*, 500–504.
- 834 (21) *International Roadmap for Devices and Systems 2020 Edition*; IEEE: New York, 2020. <https://irds.ieee.org/editions/2020> (accessed 2021-05-25).
- 835 (22) Govoreanu, B.; Kar, G.; Chen, Y.; Paraschiv, V.; Kubicek, S.; Fantini, A.; Radu, I.; Goux, L.; Clima, S.; Degraeve, R. 10 × 10 nm<sup>2</sup> Hf/HfO<sub>x</sub> Crossbar Resistive RAM with Excellent Performance, Reliability and Low-Energy Operation. Proceedings from the *International Electron Devices Meeting (IEDM)*, Washington, DC, December 5–7, 2011; IEEE: New York, 2011; pp 729–732.
- 836 (23) Fujii, S.; Incorvia, J. A. C.; Yuan, F.; Qin, S.; Hui, F.; Shi, Y.; Chai, Y.; Lanza, M.; Wong, H.-S. P. Scaling the CBRAM Switching Layer Diameter to 30 nm Improves Cycling Endurance. *IEEE Electron Device Lett.* **2018**, *39*, 23–26.
- 837 (24) Levisse, A.; Giraud, B.; Noel, J.-P.; Moreau, M.; Portal, J.-M. Rram Crossbar Arrays for Storage Class Memory Applications: Throughput and Density Considerations. Proceedings from the *Conference on Design of Circuits and Integrated Systems (DCIS)*, Lyon, France, November 14–16, 2018; IEEE: New York, 2018.
- 838 (25) Deng, Y.; Chen, H.-Y.; Gao, B.; Yu, S.; Wu, S.-C.; Zhao, L.; Chen, B.; Jiang, Z.; Liu, X.; Hou, T.-H. Design and Optimization Methodology for 3D RRAM Arrays. Proceedings from the *International Electron Devices Meeting (IEDM)*, Washington, DC, December 9–11, 2013; IEEE: New York, 2013; pp 629–632.
- 839 (26) Lanza, M.; Wong, H. S. P.; Pop, E.; Ielmini, D.; Strukov, D.; Regan, B. C.; Larcher, L.; Villena, M. A.; Yang, J. J.; Goux, L.; Belmonte, A.; Yang, Y.; Puglisi, F. M.; Kang, J.; Magyari-Köpe, B.; Yalon, E.; Kenyon, A.; Buckwell, M.; Mehonic, A.; Shluger, A.; et al. Recommended Methods to Study Resistive Switching Devices. *Adv. Electron. Mater.* **2019**, *5*, 1800143.
- 840 (27) Chen, Y. Y.; Govoreanu, B.; Goux, L.; Degraeve, R.; Fantini, A.; Kar, G. S.; Wouters, D. J.; Groeseneken, G.; Kittl, J. A.; Jurczak, M. Balancing SET/RESET Pulse for 10<sup>10</sup> Endurance in HfO<sub>2</sub>/Hf 1T1R Bipolar RRAM. *IEEE Trans. Electron Devices* **2012**, *59*, 3243–3249.
- 841 (28) Milo, V.; Anzalone, F.; Zambelli, C.; Pérez, E.; Mahadevaiah, M.; Ossorio, Ó.; Olivo, P.; Wenger, C.; Ielmin, D. Optimized Programming Algorithms for Multilevel RRAM in Hardware Neural Networks. Proceedings from the *International Reliability Physics Symposium (IRPS)*, Monterey, CA, March 21–25, 2021; IEEE: New York, 2021.
- 842 (29) Grenouillet, L.; Castellani, N.; Persico, A.; Meli, V.; Martin, S.; Billoint, O.; Segaud, R.; Bernasconi, S.; Pellissier, C.; C. Jahan, C.; CharpinNicolle, C.; Dezest, P.; Carabasse, C.; Besombes, P.; Ricavy, S.; Tran, N.-P.; Magalhaes-Lucas, A.; Roman, A.; Boixaderas, C.; Magis, T.; Bedjaoui, M.; Tessaire, A.; Seignard, F.; Mazen, S.; Landis, M.; Vianello, E.; Molas, G.; Gaillard, F.; Arcamone, J.; Nowak, E. 16kbit 1T1R OxRAM Arrays Embedded in 28 nm FDSOI Technology Demonstrating Low BER, High Endurance, and Compatibility with Core Logic Transistors. Proceedings from the *International Memory Workshop (IMC)*, Dresden, Germany, May 16–19, 2021; IEEE: New York, 2021.
- 843 (30) Nail, C.; Molas, G.; Blaise, P.; Piccolboni, G.; Sklenard, B.; Cagli, C.; Bernard, M.; Roule, A.; Azzaz, M.; Vianello, E.; Carabasse, C.; Berthier, R.; Cooper, D.; Pelissier, C.; Magis, T. Understanding RRAM Endurance, Eetention and Window Margin Trade-Off Using Experimental Results and Simulations. Proceedings from the *International Electron Devices Meeting (IEDM)*, San Francisco, CA, December 3–7, 2016; IEEE: New York, 2016; pp 95–98.

- 899 (31) Grossi, A.; Vianello, E.; Zambelli, C.; Royer, P.; Noel, J.;  
900 Giraud, B.; Perniola, L.; Olivo, P.; Nowak, E. Experimental  
901 Investigation of 4-kb RRAM Arrays Programming Conditions Suitable  
902 for TCAM. In *2018 IEEE Transactions on Very Large Scale Integration*  
903 (*VLSI*) *Systems* **2018**, *26*, 2599–2607.
- 904 (32) Chen, Y.-S.; Lee, H.-Y.; Chen, P.-S.; Liu, W.-H.; Wang, S.-M.;  
905 Gu, P.-Y.; Hsu, Y.-Y.; Tsai, C.-H.; Chen, W.-S.; Chen, F.; et al. Robust  
906 High-Resistance State and Improved Endurance of  $\text{HfO}_x$  Resistive  
907 Memristor by Suppression of Current Overshoot. *IEEE Electron*  
908 *Device Lett.* **2011**, *32*, 1585–1587.
- 909 (33) Cao, R.; Liu, S.; Liu, Q.; Zhao, X.; Wang, W.; Zhang, X.; Wu,  
910 F.; Wu, Q.; Wang, Y.; Lv, H.; Long, S.; Liu, M. Improvement of  
911 Device Reliability by Introducing a BEOL-Compatible TiN Barrier  
912 Layer in CBRAM. *IEEE Electron Device Lett.* **2017**, *38*, 1371–1374.
- 913 (34) Balatti, S.; Ambrogio, S.; Wang, Z.; Sills, S.; Calderoni, A.;  
914 Ramaswamy, N.; Ielmini, D. Voltage-Controlled Cycling Endurance  
915 of  $\text{HfO}_x$ -Based Resistive-Switching Memory. *IEEE Trans. Electron*  
916 *Devices* **2015**, *62*, 3365–3372.
- 917 (35) Stathopoulos, S.; Khiat, A.; Trapatseli, M.; Cortese, S.; Serb, A.;  
918 Valov, I.; Prodromakis, T. Multibit Memory Operation of Metal-  
919 Oxide Bi-Layer Memristors. *Sci. Rep.* **2017**, *7*, 17532.
- 920 (36) Chen, S.; Mahmoodi, M. R.; Shi, Y.; Mahata, C.; Yuan, B.;  
921 Liang, X.; Wen, C.; Hui, F.; Akinwande, D.; Strukov, D. B.; et al.  
922 Wafer-Scale Integration of Two-Dimensional Materials in High-  
923 Density Memristive Crossbar Arrays for Artificial Neural Networks.  
924 *Nat. Electron.* **2020**, *3*, 638–645.
- 925 (37) Mehonic, A.; Joksas, D.; Ng, W. H.; Buckwell, M.; Kenyon, A. J.  
926 Simulation of Inference Accuracy Using Realistic RRAM Devices.  
927 *Front. Neurosci.* **2019**, *13*, 593.
- 928 (38) Ielmini, D.; Ambrogio, S. Emerging Neuromorphic Devices.  
929 *Nanotechnology* **2020**, *31*, 092001.
- 930 (39) Hwan Kim, G.; Ho Lee, J.; Yeong Seok, J.; Ji Song, S.; Ho  
931 Yoon, J.; Jean Yoon, K.; Hwan Lee, M.; Min Kim, K.; Dong Lee, H.;  
932 Wook Ryu, S.; et al. Improved Endurance of Resistive Switching  $\text{TiO}_2$   
933 Thin Film by Hourglass Shaped Magnéli Filaments. *Appl. Phys. Lett.*  
934 **2011**, *98*, 262901.
- 935 (40) Banerjee, W.; Maikap, S.; Lai, C.-S.; Chen, Y.-Y.; Tien, T.-C.;  
936 Lee, H.-Y.; Chen, W.-S.; Chen, F. T.; Kao, M.-J.; Tsai, M.-J.; et al.  
937 Formation Polarity Dependent Improved Resistive Switching  
938 Memory Characteristics Using Nanoscale (1.3 nm) Core-Shell  $\text{IrO}_x$   
939 Nano-Dots. *Nanoscale Res. Lett.* **2012**, *7*, 194–205.
- 940 (41) Wen, C.; Li, X.; Zanotti, T.; Puglisi, F. M.; Shi, Y.; Saiz, F.;  
941 Antidormi, A.; Roche, S.; Zheng, W.; Liang, X.; et al. Advanced Data  
942 Encryption Using 2D Materials. *Adv. Mater.* **2021**, *33*, 2100185.
- 943 (42) Li, X.; Zanotti, T.; Wang, T.; Zhu, K.; Puglisi, F. M.; Lanza, M.  
944 Random Telegraph Noise in Metal-Oxide Memristors for True  
945 Random Number Generators: A Materials Study. *Adv. Funct. Mater.*  
946 **2021**, *31*, 2102172.
- 947 (43) Wei, Z.; Katoh, Y.; Ogasahara, S.; Yoshimoto, Y.; Kawai, K.;  
948 Ikeda, Y.; Eriguchi, K.; Ohmori, K.; Yoneda, S. True Random Number  
949 Generator Using Current Difference Based on a Fractional Stochastic  
950 Model in 40-nm Embedded ReRAM. Proceedings from the  
951 *International Electron Devices Meeting* (IEDM), San Francisco, CA,  
952 December 3–7, 2016; IEEE: New York, 2016; pp 107–110.
- 953 (44) Palumbo, F.; Wen, C.; Lombardo, S.; Pazos, S.; Aguirre, F.;  
954 Eizenberg, M.; Hui, F.; Lanza, M. A Review on Dielectric Breakdown  
955 in Thin Dielectrics: Silicon Dioxide, High-k, and Layered Dielectrics.  
956 *Adv. Funct. Mater.* **2020**, *30*, 1900657.
- 957 (45) Yang, Y.; Takahashi, Y.; Tsurumaki-Fukuchi, A.; Arita, M.;  
958 Moors, M.; Buckwell, M.; Mehonic, A.; Kenyon, A. Probing  
959 Electrochemistry at the Nanoscale: *In Situ* TEM and STM  
960 Characterizations of Conducting Filaments in Memristive Devices.  
961 *J. Electroceram.* **2017**, *39*, 73–93.
- 962 (46) Roldán, J. B.; González-Cordero, G.; Picos, R.; Miranda, E.;  
963 Palumbo, F.; Jiménez-Molinos, F.; Moreno, E.; Maldonado, D.;  
964 Baldomá, S. B.; Moner Al Chawa, M.; et al. On the Thermal Models  
965 for Resistive Random Access Memory Circuit Simulation. *Nanoma-*  
966 *terials* **2021**, *11*, 1261.
- 967 (47) Strukov, D. B. Endurance-Write-Speed Tradeoffs in Nonvolatile  
968 Memories. *Appl. Phys. A: Mater. Sci. Process.* **2016**, *122*, 302.
- 969 (48) Stathopoulos, S.; Michalas, L.; Khiat, A.; Serb, A.; Prodromakis,  
970 T. An Electrical Characterisation Methodology for Benchmarking  
971 Memristive Device Technologies. *Sci. Rep.* **2019**, *9*, 19412.
- 972 (49) Zhao, M.; Gao, B.; Xi, Y.; Xu, F.; Wu, H.; Qian, H. Endurance  
973 and Retention Degradation of Intermediate Levels in Filamentary  
974 Analog RRAM. *IEEE J. Electron Devices Soc.* **2019**, *7*, 1239–1247.
- 975 (50) Shi, Y.; Liang, X.; Yuan, B.; Chen, V.; Li, H.; Hui, F.; Yu, Z.;  
976 Yuan, F.; Pop, E.; Wong, H.-S. P.; et al. Electronic Synapses Made of  
977 Layered Two-Dimensional Materials. *Nat. Electron.* **2018**, *1*, 458–465.
- 978 (51) Cho, H.; Kim, S. Enhancing Short-Term Plasticity by Inserting  
979 a Thin  $\text{TiO}_2$  Layer in  $\text{WO}_x$ -Based Resistive Switching Memory. *Coatings* **2020**, *10*, 908.
- 980 (52) Rana, A. M.; Akbar, T.; Ismail, M.; Ahmad, E.; Hussain, F.;  
981 Talib, I.; Imran, M.; Mehmood, K.; Iqbal, K.; Nadeem, M. Y. 982  
982 Endurance and Cycle-to-Cycle Uniformity Improvement in Tri-  
983 Layered  $\text{CeO}_2/\text{Ti}/\text{CeO}_2$  Resistive Switching Devices by Changing  
984 Top Electrode Material. *Sci. Rep.* **2017**, *7*, 39539.
- 985 (53) Ismail, M.; Ahmed, E.; Rana, A.; Hussain, F.; Talib, I.; Nadeem,  
986 M.; Panda, D.; Shah, N. Improved Endurance and Resistive Switching  
987 Stability in Ceria Thin Films Due to Charge Transfer Ability of Al  
988 Dopant. *ACS Appl. Mater. Interfaces* **2016**, *8*, 6127–6136.
- 989 (54) Kim, K. M.; Yang, J. J.; Strachan, J. P.; Grafals, E. M.; Ge, N.;  
990 Melendez, N. D.; Li, Z.; Williams, R. S. Voltage Divider Effect for the  
991 Improvement of Variability and Endurance of  $\text{TaO}_x$  Memristor. *Sci.*  
992 *Rep.* **2016**, *6*, 20085.
- 993 (55) Lin, C.-L.; Lin, T.-Y. Superior Unipolar Resistive Switching  
994 in Stacked  $\text{ZrO}_x/\text{ZrO}_2/\text{ZrO}_x$  Structure. *AIP Adv.* **2016**, *6*, 035103.
- 995 (56) Liu, S.; Lu, N.; Zhao, X.; Xu, H.; Banerjee, W.; Lv, H.; Long, S.;  
996 Li, Q.; Liu, Q.; Liu, M. Eliminating Negative-SET Behavior by  
997 Suppressing Nanofilament Overgrowth in Cation-Based Memory.  
998 *Adv. Mater.* **2016**, *28*, 10623.
- 999 (57) Jana, D.; Samanta, S.; Roy, S.; Lin, Y. F.; Maikap, S.  
1000 Observation of Resistive Switching Memory by Reducing Device  
1001 Size in a New  $\text{Cr}/\text{CrO}_x/\text{TiO}_x/\text{TiN}$  Structure. *Nano-Micro Lett.* **2015**,  
1002 *7*, 392–399.
- 1003 (58) Huber, B.; Popp, P.; Kaiser, M.; Ruediger, A.; Schindler, C.  
1004 Fully Inkjet Printed Flexible Resistive Memory. *Appl. Phys. Lett.* **2017**,  
1005 *110*, 143503.
- 1006 (59) Lienig, J. Electromigration and Its Impact on Physical Design in  
1007 Future Technologies. Proceedings of the 2013 ACM International  
1008 symposium on Physical Design, Nevada, March 24–27, 2013; ACM:  
1009 New York, 2013; pp 33–40.
- 1010 (60) Kozicki, M. N.; Park, M.; Mitkova, M. Nanoscale Memory  
1011 Elements Based on Solid-Electrolytes. *IEEE Trans. Nanotechnol.* **2005**,  
1012 *4*, 331–338.
- 1013 (61) Lv, H.; Xu, X.; Liu, H.; Liu, R.; Liu, Q.; Banerjee, W.; Sun, H.;  
1014 Long, S.; Li, L.; Liu, M. Evolution of Conductive Filament and Its  
1015 Impact on Reliability Issues in Oxide-Electrolyte Based Resistive  
1016 Random Access Memory. *Sci. Rep.* **2015**, *5*, 7764.
- 1017 (62) Lee, M.-J.; Lee, D.; Cho, S.-H.; Hur, J.-H.; Lee, S.-M.; Seo, D.  
1018 H.; Kim, D.-S.; Yang, M.-S.; Lee, S.; Hwang, E.; et al. A Plasma-  
1019 Treated Chalcogenide Switch Device for Stackable Scalable 3D  
1020 Nanoscale Memory. *Nat. Commun.* **2013**, *4*, 2629.
- 1021 (63) Lai, Y. C.; Hsu, F. C.; Chen, J. Y.; He, J. H.; Chang, T. C.;  
1022 Hsieh, Y. P.; Lin, T. Y.; Yang, Y. J.; Chen, Y. F. Transferable and  
1023 Flexible Label-Like Macromolecular Memory on Arbitrary Substrates  
1024 with High Performance and a Facile Methodology. *Adv. Mater.* **2013**,  
1025 *25*, 2733–2739.
- 1026 (64) Seong, D.-J.; Jo, M.; Lee, D.; Hwang, H. HPHA Effect on  
1027 Reversible Resistive Switching of Pt/Nb-Doped  $\text{SrTiO}_3$  Schottky  
1028 Junction for Nonvolatile Memory Application. *Electrochim. Solid-State*  
1029 *Lett.* **2007**, *10*, H168.
- 1030 (65) Yoong, H. Y.; Wu, H.; Zhao, J.; Wang, H.; Guo, R.; Xiao, J.;  
1031 Zhang, B.; Yang, P.; Pennycook, S. J.; Deng, N.; et al. Epitaxial  
1032 Ferroelectric  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  Thin Films and Their Implementations in  
1033 Memristors for Brain-Inspired Computing. *Adv. Funct. Mater.* **2018**,  
1034 *28*, 1806037.
- 1035

- 1036 (66) Kund, M.; Beitel, G.; Pinnow, C. U.; Röhr, T.; Schumann, J.;  
1037 Symanczyk, R.; Ufert, K.; Muller, G. Conductive-Bridging RAM  
1038 (CBRAM): An Emerging Non-Volatile Memory Technology Scalable  
1039 to Sub 20 nm. Proceedings from the *International Electron Devices  
1040 Meeting (IEDM)*, Washington, DC, December 5, 2005; IEEE: New  
1041 York, 2005; pp 754–757.
- 1042 (67) Chand, U.; Huang, C.-Y.; Jieng, J.-H.; Jang, W.-Y.; Lin, C.-H.;  
1043 Tseng, T.-Y. Suppression of Endurance Degradation by Utilizing  
1044 Oxygen Plasma Treatment in  $\text{HfO}_2$  Resistive Switching Memory.  
1045 *Appl. Phys. Lett.* **2015**, *106*, 153502.
- 1046 (68) Zhang, R.; Chang, K.; Chang, T.; Tsai, T.; Huang, S.; Chen,  
1047 W.; Chen, K.; Lou, J.; Chen, J.; Young, T.; Chen, M.; Chen, H.;  
1048 Liang, S.; Syu, Y.; Sze, S. M. Characterization of Oxygen  
1049 Accumulation in Indium-Tin-Oxide for Resistance Random Access  
1050 Memory. *IEEE Electron Device Lett.* **2014**, *35*, 630–632.
- 1051 (69) Zhang, B.; Liu, G.; Chen, Y.; Zeng, L. J.; Zhu, C. X.; Neoh, K.  
1052 G.; Wang, C.; Kang, E. T. Conjugated Polymer-Grafted Reduced  
1053 Graphene Oxide for Nonvolatile Rewritable Memory. *Chem. - Eur. J.*  
1054 **2011**, *17*, 13646–13652.
- 1055 (70) Liu, G.; Zhuang, X.; Chen, Y.; Zhang, B.; Zhu, J.; Zhu, C.-X.;  
1056 Neoh, K.-G.; Kang, E.-T. Bistable Electrical Switching and Electronic  
1057 Memory Effect in a Solution-Processable Graphene Oxide-Donor  
1058 Polymer Complex. *Appl. Phys. Lett.* **2009**, *95*, 253301.
- 1059 (71) Zhuang, X. D.; Chen, Y.; Liu, G.; Li, P. P.; Zhu, C. X.; Kang, E.  
1060 T.; Noeh, K. G.; Zhang, B.; Zhu, J. H.; Li, Y. X. Conjugated-Polymer-  
1061 Functionalized Graphene Oxide: Synthesis and Nonvolatile Rewrit-  
1062 able Memory Effect. *Adv. Mater.* **2010**, *22*, 1731–1735.
- 1063 (72) Kim, H.-D.; An, H.-M.; Lee, E. B.; Kim, T. G. Stable Bipolar  
1064 Resistive Switching Characteristics and Resistive Switching Mecha-  
1065 nisms Observed in Aluminum Nitride-Based ReRAM Devices. *IEEE  
1066 Trans. Electron Devices* **2011**, *58*, 3566–3573.
- 1067 (73) Chen, Y.-J.; Chen, H.-L.; Young, T.-F.; Chang, T.-C.; Tsai, T.-  
1068 M.; Chang, K.-C.; Zhang, R.; Chen, K.-H.; Lou, J.-C.; Chu, T.-J.; et al.  
1069 Hydrogen Induced Redox Mechanism in Amorphous Carbon  
1070 Resistive Random Access Memory. *Nanoscale Res. Lett.* **2014**, *9*, 52.
- 1071 (74) Kim, H.-D.; An, H.-M.; Seo, Y.; Kim, T. G. Transparent  
1072 Resistive Switching Memory Using ITO/AlN/ITO Capacitors. *IEEE  
1073 Electron Device Lett.* **2011**, *32*, 1125–1127.
- 1074 (75) Zhao, X.; Liu, S.; Niu, J.; Liao, L.; Liu, Q.; Xiao, X.; Lv, H.;  
1075 Long, S.; Banerjee, W.; Li, W.; et al. Confining Cation Injection to  
1076 Enhance CBRAM Performance by Nanopore Graphene layer. *Small*  
1077 **2017**, *13*, 1603948.
- 1078 (76) Schindler, C.; Thermadam, S. C. P.; Waser, R.; Kozicki, M. N.  
1079 Bipolar and Unipolar Resistive Switching in Cu-Doped  $\text{SiO}_2$ . *IEEE  
1080 Trans. Electron Devices* **2007**, *54*, 2762.
- 1081 (77) Yu, S.; Chen, H.-Y.; Gao, B.; Kang, J.; Wong, H.-S. P.  $\text{HfO}_x$ -  
1082 Based Vertical Resistive Switching Random Access Memory Suitable  
1083 for Bit-Cost-Effective Three-Dimensional Cross-Point Architecture.  
1084 *ACS Nano* **2013**, *7*, 2320–2325.
- 1085 (78) Lee, J.; Shin, J.; Lee, D.; Lee, W.; Jung, S.; Jo, M.; Park, J.; Biju,  
1086 K. P.; Kim, S.; Park, S. Diode-Less Nano-Scale  $\text{ZrO}_x/\text{HfO}_x$  RRAM  
1087 Device with Excellent Switching Uniformity and Reliability for High-  
1088 Density Cross-Point Memory Applications. Proceedings from the  
1089 *International Electron Devices Meeting (IEDM)*, San Francisco, CA,  
1090 December 6–8, 2010; IEEE: New York, 2010; pp 452–455.
- 1091 (79) Lee, J.; Bourim, E. M.; Lee, W.; Park, J.; Jo, M.; Jung, S.; Shin,  
1092 J.; Hwang, H. Effect of  $\text{ZrO}_x/\text{HfO}_x$  Bilayer Structure on Switching  
1093 Uniformity and Reliability in Nonvolatile Memory Applications. *Appl.  
1094 Phys. Lett.* **2010**, *97*, 172105.
- 1095 (80) Prakash, A.; Maikap, S.; Rahaman, S. Z.; Majumdar, S.; Manna,  
1096 S.; Ray, S.-K. Resistive Switching Memory Characteristics of  $\text{Ge}/$   
1097  $\text{GeO}_x$  Nanowires and Evidence of Oxygen Ion Migration. *Nanoscale  
1098 Res. Lett.* **2013**, *8*, 220.
- 1099 (81) Tran, X.-A.; Yu, H.-Y.; Yeo, Y.-C.; Wu, L.; Liu, W.-J.; Wang, Z.-  
1100 R.; Fang, Z.; Pey, K.-L.; Sun, X.-W.; Du, A.-Y.; Nguyen, B.-Y.; Li, M.-  
1101 F. A High-Yield  $\text{HfO}_x$ -Based Unipolar Resistive RAM Employing Ni  
1102 Electrode Compatible with Si-Diode Selector for Crossbar Integra-  
1103 tion. *IEEE Electron Device Lett.* **2011**, *32*, 396–398.
- (82) Cheng, C. H.; Yeh, F. S.; Chin, A. Low-Power High- 1104 Performance Non-Volatile Memory on a Flexible Substrate with 1105 Excellent Endurance. *Adv. Mater.* **2011**, *23*, 902–905. 1106
- (83) Choi, D.; Lee, D.; Sim, H.; Chang, M.; Hwang, H. Reversible 1107 Resistive Switching of  $\text{SrTiO}_x$  Thin Films for Nonvolatile Memory 1108 Applications. *Appl. Phys. Lett.* **2006**, *88*, 082904. 1109
- (84) Valanarasu, S.; Kulandaivasamy, I.; Kathalingam, A.; Rhee, J.-K.; 1110 Vijayan, T.; Chandramohan, R. High-Performance Memory Device 1111 Using Graphene Oxide Flakes Sandwiched Polymethylmethacrylate 1112 Layers. *J. Nanosci. Nanotechnol.* **2013**, *13*, 6755–6759. 1113
- (85) Kim, S.; Yarimaga, O.; Choi, S. J.; Choi, Y. K. Highly Durable 1114 and Flexible Memory Based on Resistance Switching. *Solid-State 1115 Electron.* **2010**, *54*, 392–396. 1116
- (86) Jang, B. C.; Seong, H.; Kim, S. K.; Kim, J. Y.; Koo, B. J.; Choi, 1117 J.; Yang, S. Y.; Im, S. G.; Choi, S. Flexible Nonvolatile Polymer 1118 Memory Array on Plastic Substrate via Initiated Chemical Vapor 1119 Deposition. *ACS Appl. Mater. Interfaces* **2016**, *8*, 12951. 1120
- (87) Gonzalez, M. B.; Martin-Martinez, J.; Rodriguez, R.; Acero, M.; 1121 C.; Nafria, M.; Campabadal, F.; Aymerich, X. Dedicated Random 1122 Telegraph Noise Characterization of  $\text{Ni}/\text{HfO}_2$ -Based RRAM Devices. 1123 *Microelectron. Eng.* **2015**, *147*, 59–62. 1124
- (88) Berdan, R.; Serb, A.; Khiat, A.; Regoutz, A.; Papavassiliou, C.; 1125 Prodromakis, T. A  $\mu$ -Controller-Based System for Interfacing 1126 Selector-Less RRAM Crossbar Arrays. *IEEE Trans. Electron Devices* 1127 **2015**, *62*, 2190–2196. 1128
- (89) Hennen, T.; Wichmann, E.; Elias, A.; Lille, J.; Mosendz, O.; 1129 Waser, R.; Wouters, D. J.; Bedau, D. Current-Limiting Amplifier for 1130 High Speed Measurement of Resistive Switching Data. *Rev. Sci. 1131 Instrum.* **2021**, *92*, 054701. 1132
- (90) Jo, S. H.; Kumar, T.; Zitlaw, C.; Nazarian, H. Self-Limited 1133 RRAM with ON/OFF Resistance Ratio Amplification. Proceedings 1134 from the *Symposium on VLSI Technology (VLSI Technology)*, Kyoto, 1135 Japan, June 16–18, 2015; IEEE: New York, 2015; pp 128–129. 1136
- (91) Yang, J. J.; Zhang, M.-X.; Strachan, J. P.; Miao, F.; Pickett, M.; 1137 D.; Kelley, R. D.; Medeiros-Ribeiro, G.; Williams, R. S. High 1138 Switching Endurance in  $\text{TaO}_x$  Memristive Devices. *Appl. Phys. Lett.* 1139 **2010**, *97*, 232102. 1140
- (92) Xu, X.; Tai, L.; Gong, T.; Yin, J.; Huang, P.; Yu, J.; Luo, Q.; Liu, 1141 J.; Yu, Z.; Zhu, X. 40  $\times$  Retention Improvement by Eliminating 1142 Resistance Relaxation with High Temperature Forming in 28 nm 1143 RRAM Chip. Proceedings from the *International Electron Devices 1144 Meeting (IEDM)*, San Francisco, CA, December 1–5, 2018; IEEE: 1145 New York, 2018; pp 464–467. 1146
- (93) Chen, C. Y.; Fantini, A.; Degraeve, R.; Redolfi, A.; 1147 Groeseneken, G.; Goux, L.; Kar, G. S. Statistical Investigation of 1148 the Impact of Program History and Oxide-Metal Interface on 1149 OxRRAM Retention. Proceedings from the *IEEE International 1150 Electron Devices Meet. (IEDM)*, San Francisco, CA, December 3–7, 1151 2016; IEEE: New York, 2016; pp 99–102. 1152
- (94) Kinoshita, K.; Tsunoda, K.; Sato, Y.; Noshiro, H.; Yagaki, S.; 1153 Aoki, M.; Sugiyama, Y. Reduction in the Reset Current in a Resistive 1154 Random Access Memory Consisting of NiOx Brought About by 1155 Reducing a Parasitic Capacitance. *Appl. Phys. Lett.* **2008**, *93*, 033506. 1156
- (95) Sato, Y.; Tsunoda, K.; Kinoshita, K.; Noshiro, H.; Aoki, M.; 1157 Sugiyama, Y. Sub-100- $\mu\text{A}$  Reset Current of Nickel Oxide Resistive 1158 Memory Through Control of Filamentary Conductance by Current 1159 Limit of MOSFET. *IEEE Trans. Electron Devices* **2008**, *55*, 1185– 1160 1191. 1161
- (96) Nardi, F.; Ielmini, D.; Cagli, C.; Spiga, S.; Fanciulli, M.; Goux, 1162 L.; Wouters, D. J. Control of Filament Size and Reduction of Reset 1163 Current below 10  $\mu\text{A}$  in NiO Resistance Switching Memories. *Solid- 1164 State Electron.* **2011**, *58*, 42–47. 1165
- (97) Lee, H.; Chen, P.; Wu, T.; Chen, Y.; Wang, C.; Tzeng, P.; Lin, 1166 C.; Chen, F.; Lien, C.; Tsai, M.-J. Low Power and High Speed Bipolar 1167 Switching with a Thin Reactive Ti Buffer Layer in Robust  $\text{HfO}_2$  Based 1168 RRAM. Proceedings from the *IEEE International Electron Devices Meet.* 1169 *(IEDM)*, San Francisco, CA, December 15–17, 2008; IEEE: New 1170 York, 2008. 1171

- 1172 (98) Wiefels, S.; Von Witzleben, M.; Hutmemann, M.; Bottger, U.;  
1173 Waser, R.; Menzel, S. Impact of the Ohmic Electrode on the  
1174 Endurance of Oxide Based Resistive Switching Memory. *IEEE Trans.*  
1175 *Electron Devices* **2021**, *68*, 1024–1030.
- 1176 (99) Montesi, L.; Buckwell, M.; Zarudnyi, K.; Garnett, L.; Hudziak,  
1177 S.; Mehonic, A.; Kenyon, A. J. Nanosecond Analog Programming of  
1178 Substoichiometric Silicon Oxide Resistive RAM. *IEEE Trans.*  
1179 *Nanotechnol.* **2016**, *15*, 428–434.
- 1180 (100) Nikam, R. D.; Rajput, K. G.; Hwang, H. Single-Atom  
1181 Quantum-Point Contact Switch Using Atomically Thin Hexagonal  
1182 Boron Nitride. *Small* **2021**, *17*, 2006760.
- 1183 (101) Zhao, X.; Ma, J.; Xiao, X.; Liu, Q.; Shao, L.; Chen, D.; Liu, S.;  
1184 Niu, J.; Zhang, X.; Wang, Y.; et al. Breaking the Current-Retention  
1185 Dilemma in Cation-Based Resistive Switching Devices Utilizing  
1186 Graphene with Controlled Defects. *Adv. Mater.* **2018**, *30*, 1705193.
- 1187 (102) Wu, Z.; Zhao, X.; Yang, Y.; Wang, W.; Zhang, X.; Wang, R.;  
1188 Cao, R.; Liu, Q.; Banerjee, W. Transformation of Threshold Volatile  
1189 Switching to Quantum Point Contact Originated Nonvolatile  
1190 Switching in Graphene Interface Controlled Memory Devices.  
1191 *Nanoscale Adv.* **2019**, *1*, 3753–3760.
- 1192 (103) Chen, Y.-S.; Wu, T.-Y.; Tzeng, P.-J.; Chen, P.-S.; Lee, H.-Y.;  
1193 Lin, C.-H.; Chen, F.; Tsai, M.-J. Forming-Free  $\text{HfO}_2$  Bipolar RRAM  
1194 Device with Improved Endurance and High Speed Operation.  
1195 Proceedings from the *2009 International Symposium on VLSI  
Technology, Systems, and Applications*, Hsinchu, Taiwan, April 27–  
1197 29, 2009; IEEE: New York, 2009; pp 37–38.
- 1198 (104) Golonzka, O.; Arslan, U.; Bai, P.; Bohr, M.; Baykan, O.;  
1199 Chang, Y.; Chaudhari, A.; Chen, A.; Clarke, J.; Connor, C.; Das, N.;  
1200 English, C.; Ghani, T.; Hamzaoglu, F.; Hentges, P.; Jain, P.; Jezewski,  
1201 C.; Karpov, I.; Kothari, H.; Kotlyar, R.; Lin, B.; Metz, M.; Odonnell,  
1202 J.; Ouellette, D.; Park, J.; Pirkle, A.; Quintero, P.; Seghete, D.; Sekhar,  
1203 M.; Sen Gupta, A.; Seth, M.; Strutt, N.; Wiegand, C.; Yoo, H. J.;  
1204 Fischer, K. Non-Volatile RRAM Embedded into 22FFL FinFET  
1205 Technology. Proceedings from the *2019 Symposium on VLSI  
Technology Digest of Technical Papers*, Kyoto, Japan, June 9–14,  
1207 2019; IEEE: New York, 2019; pp 230–231.
- 1208 (105) Chou, C.; Lin, Z.; Lai, C.; Su, C.; Tseng, P.; Chen, W.; Tsai,  
1209 W.; Chu, W.; Ong, T.; Chuang, H.; Chih, Y.; Chang, T. J. A 22nm  
1210 96KX144 RRAM Macro with a Self-Tracking Reference and a Low  
1211 Ripple Charge Pump to Achieve a Configurable Read Window and a  
1212 Wide Operating Voltage Range. Proceedings from the *2020 IEEE  
1213 Symposium on VLSI Circuits*, Honolulu, HI, June 16–19, 2020; IEEE:  
1214 New York, 2020.
- 1215 (106) Illarionov, Y. Y.; Banshchikov, A. G.; Polyushkin, D. K.;  
1216 Wachter, S.; Knobloch, T.; Thesberg, M.; Mennel, L.; Paur, M.;  
1217 Stöger-Pollach, M.; Steiger-Thirsfeld, A.; Vexler, M. I.; Waltl, M.;  
1218 Sokolov, N. S.; Mueller, T.; Grasser, T. A Ultrathin Calcium Fluoride  
1219 Insulators for Two-Dimensional Field-Effect Transistors. *Nat.  
1220 Electron.* **2019**, *2*, 230–235.
- 1221 (107) Smithe, K. K.; Suryavanshi, S. V.; Muñoz Rojo, M.; Tedjarati,  
1222 A. D.; Pop, E. Low Variability in Synthetic Monolayer  $\text{MoS}_2$  Devices.  
1223 *ACS Nano* **2017**, *11*, 8456–8463.
- 1224 (108) Lin, Z.; Liu, Y.; Halim, U.; Ding, M.; Liu, Y.; Wang, Y.; Jia, C.;  
1225 Chen, P.; Duan, X.; Wang, C.; et al. Solution-Processable 2D  
1226 Semiconductors for High-Performance Large-Area Electronics. *Nature  
1227* **2018**, *562*, 254–258.
- 1228 (109) Shi, Y.; Groven, B.; Serron, J.; Wu, X.; Nalin Mehta, A.; Minj,  
1229 A.; Sergeant, S.; Han, H.; Asselberghs, I.; Lin, D.; et al. Engineering  
1230 Wafer-Scale Epitaxial Two-Dimensional Materials through Sapphire  
1231 Template Screening for Advanced High-Performance Nanoelec-  
1232 tronics. *ACS Nano* **2021**, *15*, 9482–9494.
- 1233 (110) *Nature* website, author guidelines. <https://www.nature.com/nature/for-authors/initial-submission> (accessed 2021-06-11).
- 1235 (111) Chen, C. Y.; Goux, L.; Fantini, A.; Degraeve, R.; Redolfi, A.;  
1236 Groeseneken, G.; Jurczak, M. Stack Optimization of Oxide-Based  
1237 RRAM for Fast Write Speed (<1 ls) at Low Operating Current (<10  
1238  $\mu\text{A}$ ). *Solid-State Electron.* **2016**, *125*, 198–203.
- 1239 (112) Rahaman, S. Z.; Maikap, S.; Tien, T.-C.; Lee, H.-Y.; Chen, W.-  
1240 S.; Chen, F. T.; Kao, M.-J.; Tsai, M.-J. Excellent Resistive Memory  
Characteristics and Switching Mechanism Using a Ti Nanolayer at the Cu/TaO<sub>x</sub> Interface. *Nanoscale Res. Lett.* **2012**, *7*, 345–355.
- (113) Fang, R.-C.; Sun, Q.-Q.; Zhou, P.; Yang, W.; Wang, P.-F.;  
Zhang, D. W. High-Performance Bilayer Flexible Resistive Random Access Memory Based on Low-Temperature Thermal Atomic Layer Deposition. *Nanoscale Res. Lett.* **2013**, *8*, 92.
- (114) Cheng, P.; Sun, K.; Hu, Y. H. Memristive Behavior and Ideal Memristor of 1T Phase  $\text{MoS}_2$  Nanosheets. *Nano Lett.* **2016**, *16*, 572–576.
- (115) Fantini, A.; Goux, L.; Redolfi, A.; Degraeve, R.; Kar, G.; Chen, Y. Y.; Jurczak, M. Lateral and Vertical Scaling Impact on Statistical Performances and Reliability of 10 nm TiN/Hf(Al)O/Hf/TiN RRAM Devices. Proceedings from the *2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers*, Honolulu, HI, June 9–12, 2014; IEEE: New York, 2014.
- (116) Strukov, D. B.; Snider, G. S.; Stewart, D. R.; Williams, R. S. The Missing Memristor Found. *Nature* **2008**, *453*, 80–83.
- (117) Choi, B. J.; Torrezan, A. C.; Norris, K. J.; Miao, F.; Strachan, J. P.; Zhang, M.-X.; Ohlberg, D. A.; Kobayashi, N. P.; Yang, J. J.; Williams, R. S. Electrical Performance and Scalability of Pt Dispersed  $\text{SiO}_2$  Nanometallic Resistance Switch. *Nano Lett.* **2013**, *13*, 3213–3217.
- (118) Quesada, E. P.; Íñigo Romero-Zaliz, R.; Pérez, E.; Mahadeviah, M. K.; Reuben, J.; Schubert, M. A.; Jiménez-Molinos, F.; Roldán, J. B.; Wenger, C. Toward Reliable Compact Modeling of Multilevel 1T-1R RRAM Devices for Neuromorphic Systems. *Electronics* **2021**, *10*, 645.
- (119) Wang, M.; Cai, S.; Pan, C.; Wang, C.; Lian, X.; Zhuo, Y.; Xu, K.; Cao, T.; Pan, X.; Wang, B.; et al. Robust Memristors Based on Layered Two-Dimensional Materials. *Nat. Electron.* **2018**, *1*, 130–136.
- (120) Kim, Y.-B.; Lee, S. R.; Lee, D.; Lee, C. B.; Chang, M.; Hur, J. H.; Lee, M.-J.; Park, G.-S.; Kim, C. J.; Chung, U.-I. Bi-Layered RRAM with Unlimited Endurance and Extremely Uniform Switching. Proceedings from the *2011 Symposium on VLSI Technology-Digest of Technical Papers*, Kyoto, Japan, June 14–16, 2011; IEEE: New York, 2011; pp 52–53.
- (121) Seong, D.-J.; Park, J.; Lee, N.; Hasan, M.; Jung, S.; Choi, H.; Lee, J.; Jo, M.; Lee, W.; Park, S. Effect of Oxygen Migration and Interface Engineering on Resistance Switching Behavior of Reactive Metal/Polycrystalline  $\text{Pr}_{0.7}\text{Ca}_{0.3}\text{MnO}_3$  Device for Nonvolatile Memory Applications. *International Electron Devices Meeting (IEDM)*; IEEE: Baltimore, MD, USA, 7–9 Dec 2009; pp 101–104.
- (122) Lin, Y.-Y.; Lee, F.-M.; Chen, Y.-C.; Chien, W.-C.; Yeh, C.-W.; Hsieh, K.-Y.; Lu, C.-Y. A Novel Tite Buffered Cu-GeSbTe/SiO<sub>2</sub> Electrochemical Resistive Memory (ReRAM). Proceedings from the *2010 Symposium on VLSI Technology*, Honolulu, HI, June 15–17, 2010; IEEE: New York, 2010; pp 91–92.
- (123) Lee, M.-J.; Lee, C. B.; Lee, D.; Lee, S. R.; Chang, M.; Hur, J. H.; Kim, Y.-B.; Kim, C.-J.; Seo, D. H.; Seo, S.; et al. A Fast, High-Endurance and Scalable Non-Volatile Memory Device Made from Asymmetric  $\text{Ta}_2\text{O}_{5-x}/\text{TaO}_{2-x}$  Bilayer Structures. *Nat. Mater.* **2011**, *10*, 625–630.
- (124) Yu, S.; Wu, Y.; Jeyasingh, R.; Kuzum, D.; Wong, H.-S. P. An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation. *IEEE Trans. Electron Devices* **2011**, *58*, 2729–2737.
- (125) Yoshida, C.; Tsunoda, K.; Noshiro, H.; Sugiyama, Y. High Speed Resistive Switching in Pt/TiO<sub>2</sub>/TiN Film for Nonvolatile Memory Application. *Appl. Phys. Lett.* **2007**, *91*, 223510.
- (126) Nagashima, K.; Yanagida, T.; Oka, K.; Taniguchi, M.; Kawai, T.; Kim, J.-S.; Park, B. H. Resistive Switching Multistate Nonvolatile Memory Effects in a Single Cobalt Oxide Nanowire. *Nano Lett.* **2010**, *10*, 1359–1363.
- (127) Yan, Z.; Guo, Y.; Zhang, G.; Liu, J. M. High-Performance Programmable Memory Devices Based on Co-Doped BaTiO<sub>3</sub>. *Adv. Mater.* **2011**, *23*, 1351–1355.
- (128) Chen, Y. Y.; Goux, L.; Clima, S.; Govoreanu, B.; Degraeve, R.; Kar, G. S.; Fantini, A.; Groeseneken, G.; Wouters, D. J.; Jurczak, M. Endurance/Retention Trade-Off on  $\text{HfO}_2/\text{Metal Cap}$  1T1R Bipolar RRAM. *IEEE Trans. Electron Devices* **2013**, *60*, 1114–1121.

- 1310 (129) Lee, H.; Chen, Y.; Chen, P.; Wu, T.; Chen, F.; Wang, C.;  
1311 Tzeng, P.; Tsai, M.-J.; Lien, C. Low-Power and Nanosecond  
1312 Switching in Robust Hafnium Oxide Resistive Memory with a Thin  
1313 Ti Cap. *IEEE Electron Device Lett.* **2010**, *31*, 44–46.
- 1314 (130) Tsurumaki, A.; Yamada, H.; Sawa, A. Impact of Bi  
1315 Deficiencies on Ferroelectric Resistive Switching Characteristics  
1316 Observed at p-Type Schottky-Like Pt/Bi<sub>1-δ</sub>FeO<sub>3</sub> Interfaces. *Adv.  
1317 Funct. Mater.* **2012**, *22*, 1040–1047.
- 1318 (131) Wei, Z.; Kanzawa, Y.; Arita, K.; Katoh, Y.; Kawai, K.;  
1319 Muraoka, S.; Mitani, S.; Fujii, S.; Katayama, K.; Iijima, M. Highly  
1320 Reliable TaO<sub>x</sub> ReRAM and Direct Evidence of Redox Reaction  
1321 Mechanism. Proceedings from the *International Electron Devices  
1322 Meeting (IEDM)*, San Francisco, CA, December 15–17, 2008;  
1323 IEEE: New York, 2008.
- 1324 (132) Terai, M.; Sakotsubo, Y.; Saito, Y.; Kotsuji, S.; Hada, H. Effect  
1325 of Bottom Electrode of ReRAM with Ta<sub>2</sub>O<sub>5</sub>/TiO<sub>2</sub> Stack on RTN and  
1326 Retention. Proceedings from the *International Electron Devices Meeting  
1327 (IEDM)*, Baltimore, MD, December 7–9, 2009; IEEE: New York,  
1328 2009; pp 775–778.
- 1329 (133) Chien, W.; Chen, Y.; Chen, Y.; Chuang, A. T.; Lee, F.; Lin, Y.;  
1330 Lai, E.; Shih, Y.; Hsieh, K.; Lu, C.-Y. A Forming-Free WO<sub>x</sub> Resistive  
1331 Memory Using a Novel Self-Aligned Field Enhancement Feature with  
1332 Excellent Reliability and Scalability. Proceedings from the *Interna-  
1333 tional Electron Devices Meeting (IEDM)*, San Francisco, CA, December  
1334 6–8, 2010; IEEE: USA, 2010; pp 440–443.
- 1335 (134) Shang, J.; Liu, G.; Yang, H.; Zhu, X.; Chen, X.; Tan, H.; Hu,  
1336 B.; Pan, L.; Xue, W.; Li, R. W. Thermally Stable Transparent Resistive  
1337 Random Access Memory Based on All-Oxide Heterostructures. *Adv.  
1338 Funct. Mater.* **2014**, *24*, 2171–2179.
- 1339 (135) Garbin, D.; Vianello, E.; Bichler, O.; Rafshay, Q.; Gamrat, C.;  
1340 Ghibaudo, G.; DeSalvo, B.; Perniola, L. HfO<sub>2</sub>-Based OxRAM Devices  
1341 as Synapses for Convolutional Neural Networks. *IEEE Trans. Electron  
1342 Devices* **2015**, *62*, 2494–2501.
- 1343 (136) Goswami, S.; Matula, A. J.; Rath, S. P.; Hedström, S.; Saha, S.;  
1344 Annamalai, M.; Sengupta, D.; Patra, A.; Ghosh, S.; Jani, H.; et al.  
1345 Robust Resistive Memory Devices Using Solution-Processable Metal-  
1346 Coordinated Azo Aromatics. *Nat. Mater.* **2017**, *16*, 1216–1224.
- 1347 (137) Baek, I.; Lee, M.; Seo, S.; Lee, M.; Seo, D.; Suh, D.-S.; Park, J.;  
1348 Park, S.; Kim, H.; Yoo, I. Highly Scalable Nonvolatile Resistive  
1349 Memory Using Simple Binary Oxide Driven by Asymmetric Unipolar  
1350 Voltage Pulses. Proceedings from the *International Electron Devices  
1351 Meeting (IEDM)*, San Francisco, CA, December 13–15, 2004; IEEE;  
1352 New York, 2004; pp 587–590.
- 1353 (138) Son, D. I.; Kim, T. W.; Shim, J. H.; Jung, J. H.; Lee, D. U.;  
1354 Lee, J. M.; Park, W. I.; Choi, W. K. Flexible Organic Bistable Devices  
1355 Based on Graphene Embedded in an Insulating Poly (methyl  
1356 Methacrylate) Polymer Layer. *Nano Lett.* **2010**, *10*, 2441–2447.
- 1357 (139) Yu, A.-D.; Liu, C.-L.; Chen, W.-C. Supramolecular Block  
1358 Copolymers: Graphene Oxide Composites for Memory Device  
1359 Applications. *Chem. Commun.* **2012**, *48*, 383–385.
- 1360 (140) Chen, Y. Y.; Govoreanu, B.; Goux, L.; Degraeve, R.; Fantini,  
1361 A.; Kar, G. S.; Wouters, D. J.; Groeseneken, G.; Kittl, J. A.; Jurczak,  
1362 M.; et al. Balancing SET/RESET Pulse for 10<sup>10</sup> Endurance in HfO<sub>2</sub>/  
1363 Hf 1T1R Bipolar RRAM. *IEEE Trans. Electron Devices* **2012**, *59*,  
1364 3243–3249.
- 1365 (141) Oligschlaeger, R.; Waser, R.; Meyer, R.; Karthäuser, S.;  
1366 Dittmann, R. Resistive Switching and Data Reliability of Epitaxial (Ba,  
1367 Sr) TiO<sub>3</sub> Thin Films. *Appl. Phys. Lett.* **2006**, *88* (4), 042901.
- 1368 (142) Chen, Y.-S.; Lee, H.-Y.; Chen, P.-S.; Wu, T.-Y.; Wang, C.-C.;  
1369 Tzeng, P.-J.; Chen, F.; Tsai, M.-J.; Lien, C. An Ultrathin Forming-  
1370 Free HfO<sub>x</sub> Resistance Memory with Excellent Electrical Performance.  
1371 *IEEE Electron Device Lett.* **2010**, *31*, 1473–1475.
- 1372 (143) Min Son, J.; Seung Song, W.; Ho Yoo, C.; Yeol Yun, D.; Whan  
1373 Kim, T. Electrical Stabilities and Memory Mechanisms of Organic  
1374 Bistable Devices Fabricated Utilizing a Poly (3, 4-Ethylene-  
1375 Dioxythiophene): Poly (styrenesulfonate) Layer with a Poly (methyl  
1376 Methacrylate) Buffer Layer. *Appl. Phys. Lett.* **2012**, *100*, 183303.
- 144 (144) Chien, W.; Chen, Y.; Lai, E.; Yao, Y.; Lin, P.; Horng, S.; Gong, J.;  
145 Chou, T.; Lin, H.; Chang, M.; et al. Unipolar Switching Behaviors of RTO WO<sub>x</sub> RRAM. *IEEE Electron Device Lett.* **2010**, *31*, 126–128.
- 146 (145) Jiang, H.; Han, L.; Lin, P.; Wang, Z.; Jang, M. H.; Wu, Q.; Barnell, M.; Yang, J. J.; Xin, H. L.; Xia, Q. Sub-10 nm Ta Channel Responsible for Superior Performance of a HfO<sub>2</sub> Memristor. *Sci. Rep.* **2016**, *6*, 28525.
- 147 (146) You, T.; Shuai, Y.; Luo, W.; Du, N.; Bürger, D.; Skorupa, I.; Hübner, R.; Henker, S.; Mayr, C.; Schüffny, R.; et al. Exploiting Memristive BiFeO<sub>3</sub> Bilayer Structures for Compact Sequential Logics. *Adv. Funct. Mater.* **2014**, *24*, 3357–3365.
- 148 (147) Boyn, S.; Girod, S.; Garcia, V.; Fusil, S.; Xavier, S.; Deranlot, C.; Yamada, H.; Carrétéro, C.; Jacquet, E.; Bibes, M.; et al. High-Performance Ferroelectric Memory Based on Fully Patterned Tunnel Junctions. *Appl. Phys. Lett.* **2014**, *104*, 052909.
- 149 (148) Lee, M.-J.; Lee, D.; Kim, H.; Choi, H.-S.; Park, J.-B.; Kim, H. G.; Cha, Y.-K.; Chung, U.-I.; Yoo, I.-K.; Kim, K. Highly-Scalable Threshold Switching Select Device Based on Chalcogenide Glasses for 3D Nanoscaled Memory Arrays. Proceedings from the *International Electron Devices Meeting (IEDM)*, San Francisco, CA, December 10–13, 2012; IEEE: New York, 2012; pp 33–35.
- 150 (149) Bai, Y.; Wu, H.; Wu, R.; Zhang, Y.; Deng, N.; Yu, Z.; Qian, H. Study of Multi-Level Characteristics for 3D Vertical Resistive Switching Memory. *Sci. Rep.* **2015**, *4*, 5780.
- 151 (150) Lee, H.; Chen, Y.; Chen, P.; Gu, P.; Hsu, Y.; Wang, S.; Liu, W.; Tsai, C.; Sheu, S.; Chiang, P. Evidence and Solution of Over-RESET Problem for HfO<sub>x</sub> Based Resistive Memory with Sub-ns Switching Speed and High Endurance. Proceedings from the *International Electron Devices Meeting (IEDM)*, San Francisco, CA, December 6–8, 2010; IEEE: New York, 2010; pp 460–463.
- 152 (151) Merced-Grafals, E. J.; Dávila, N.; Ge, N.; Williams, R. S.; Strachan, J. P. Repeatable, Accurate, and High Speed Multi-Level Programming of Memristor 1T1R Arrays for Power Efficient Analog Computing Applications. *Nanotechnology* **2016**, *27*, 365202.
- 153 (152) Huang, C.-Y.; Huang, C.-Y.; Tsai, T.-L.; Lin, C.-A.; Tseng, T.-Y. Switching Mechanism of Double Forming Process Phenomenon in ZrO<sub>x</sub>/HfO<sub>y</sub> Bilayer Resistive Switching Memory Structure with Large Endurance. *Appl. Phys. Lett.* **2014**, *104*, 062901.
- 154 (153) Chiu, F.-C.; Li, P.-W.; Chang, W.-Y. Reliability Characteristics and Conduction Mechanisms in Resistive Switching Memory Devices Using ZnO Thin Films. *Nanoscale Res. Lett.* **2012**, *7*, 178.
- 155 (154) Chang, K.-C.; Tsai, T.-M.; Chang, T.-C.; Wu, H.-H.; Chen, J.-H.; Syu, Y.-E.; Chang, G.-W.; Chu, T.-J.; Liu, G.-R.; Su, Y.-T.; et al. Characteristics and Mechanisms of Silicon-Oxide-Based Resistance Random Access Memory. *IEEE Electron Device Lett.* **2013**, *34*, 399–401.
- 156 (155) Jo, S. H.; Kumar, T.; Narayanan, S.; Nazarian, H. Cross-Point Resistive RAM Based on Field-Assisted Superlinear Threshold Selector. *IEEE Trans. Electron Devices* **2015**, *62*, 3477–3481.
- 157 (156) Santini, C. A.; Sebastian, A.; Marchiori, C.; Jonnalagadda, V. P.; Dellmann, L.; Koelmans, W. W.; Rossell, M. D.; Rossel, C. P.; Eleftheriou, E. Oxygenated Amorphous Carbon for Resistive Memory Applications. *Nat. Commun.* **2015**, *6*, 8600.
- 158 (157) Wang, G.; Yang, Y.; Lee, J.-H.; Abramova, V.; Fei, H.; Ruan, G.; Thomas, E. L.; Tour, J. M. Nanoporous Silicon Oxide Memory. *Nano Lett.* **2014**, *14*, 4694–4699.
- 159 (158) Sangwan, V. K.; Jariwala, D.; Kim, I. S.; Chen, K.-S.; Marks, T. J.; Lauhon, L. J.; Hersam, M. C. Gate-Tunable Memristive Phenomena Mediated by Grain Boundaries in Single-Layer MoS<sub>2</sub>. *Nat. Nanotechnol.* **2015**, *10*, 403–406.
- 160 (159) Zhu, X.; Li, D.; Liang, X.; Lu, W. D. Ionic Modulation and Ionic Coupling Effects in MoS<sub>2</sub> Devices for Neuromorphic Computing. *Nat. Mater.* **2019**, *18*, 141–148.
- 161 (160) Ge, R.; Wu, X.; Kim, M.; Shi, J.; Sonde, S.; Tao, L.; Zhang, Y.; Lee, J. C.; Akinwande, D. Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides. *Nano Lett.* **2018**, *18*, 434–441.
- 162 (161) Yang, Y.; Du, H.; Xue, Q.; Wei, X.; Yang, Z.; Xu, C.; Lin, D.; Jie, W.; Hao, J. Three-Terminal Memtransistors Based on Two-

- 1446 Dimensional Layered Gallium Selenide Nanosheets for Potential  
1447 Low-Power Electronics Applications. *Nano Energy* **2019**, *57*, 566–  
1448 573.
- 1449 (162) Li, D.; Wu, B.; Zhu, X.; Wang, J.; Ryu, B.; Lu, W. D.; Lu, W.;  
1450 Liang, X. MoS<sub>2</sub> Memristors Exhibiting Variable Switching Character-  
1451 istics toward Biorealistic Synaptic Emulation. *ACS Nano* **2018**, *12*,  
1452 9240–9252.
- 1453 (163) Xue, F.; He, X.; Retamal, J. R. D.; Han, A.; Zhang, J.; Liu, Z.;  
1454 Huang, J. K.; Hu, W.; Tung, V.; He, J. H.; et al. Gate-Tunable and  
1455 Multidirection-Switchable Memristive Phenomena in a van der Waals  
1456 Ferroelectric. *Adv. Mater.* **2019**, *31*, 1901300.
- 1457 (164) Xu, R.; Jang, H.; Lee, M.-H.; Amanov, D.; Cho, Y.; Kim, H.;  
1458 Park, S.; Shin, H.-J.; Ham, D. Vertical MoS<sub>2</sub> Double-Layer Memristor  
1459 with Electrochemical Metallization as an Atomic-Scale Synapse with  
1460 Switching Thresholds Approaching 100 mV. *Nano Lett.* **2019**, *19*,  
1461 2411–2417.
- 1462 (165) Wu, X.; Ge, R.; Chen, P. A.; Chou, H.; Zhang, Z.; Zhang, Y.;  
1463 Banerjee, S.; Chiang, M. H.; Lee, J. C.; Akinwande, D. Thinnest  
1464 Nonvolatile Memory Based on Monolayer h-BN. *Adv. Mater.* **2019**,  
1465 *31*, 1806790.
- 1466 (166) Midya, R.; Wang, Z.; Zhang, J.; Savel'ev, S. E.; Li, C.; Rao, M.;  
1467 Jang, M. H.; Joshi, S.; Jiang, H.; Lin, P.; Norris, K.; Ge, N.; Wu, Q.;  
1468 Barnell, M.; Li, Z.; Xin, H. L.; Williams, R. S.; Xia, Q.; Yang, J. J.  
1469 Anatomy of Ag/Hafnia-Based Selectors with 10<sup>10</sup> Nonlinearity. *Adv.*  
1470 *Mater.* **2017**, *29*, 1604457.
- 1471 (167) Hsu, C.-W.; Wang, Y.-F.; Wan, C.-C.; Wang, I.-T.; Chou, C.-  
1472 T.; Lai, W.-L.; Lee, Y.-J.; Hou, T.-H. Homogeneous Barrier  
1473 Modulation of TaO<sub>x</sub>/TiO<sub>2</sub> Bilayers for Ultra-High Endurance  
1474 Three-Dimensional Storage-Class Memory. *Nanotechnology* **2014**,  
1475 *25*, 165202.
- 1476 (168) Wu, H.; Li, X.; Wu, M.; Huang, F.; Yu, Z.; Qian, H. Resistive  
1477 Switching Performance Improvement of Ta<sub>2</sub>O<sub>5-x</sub>/TaO<sub>y</sub> Bilayer  
1478 ReRAM Devices by Inserting AlO<sub>δ</sub> Barrier Layer. *IEEE Electron*  
1479 *Device Lett.* **2014**, *35*, 39–41.
- 1480 (169) Yu, M.; Cai, Y.; Wang, Z.; Fang, Y.; Liu, Y.; Yu, Z.; Pan, Y.;  
1481 Zhang, Z.; Tan, J.; Yang, X.; Li, M.; Huang, R. Novel Vertical 3d  
1482 Structure of TaO<sub>x</sub>-Based RRAM with Self-Localized Switching Region  
1483 by Sidewall Electrode Oxidation. *Sci. Rep.* **2016**, *6*, 21020.
- 1484 (170) Aratani, K.; Ohba, K.; Mizuguchi, T.; Yasuda, S.; Shiimoto, T.;  
1485 Tsushima, T.; Sone, T.; Endo, K.; Kouchiyama, A.; Sasaki, S.;  
1486 Maesaka, A.; Yamada, N.; Narisawa, H. A Novel Resistance Memory  
1487 with High Scalability and Nanosecond Switching. Proceedings from  
1488 the *International Electron Devices Meeting (IEDM)*, Washington, DC,  
1489 December 10–12, 2007; IEEE: New York, 2007; pp 783–786.
- 1490 (171) Tsai, T.-M.; Chang, K.-C.; Chang, T.-C.; Syu, Y.-E.; Chuang,  
1491 S.-L.; Chang, G.-W.; Liu, G.-R.; Chen, M.-C.; Huang, H.-C.; Liu, S.-  
1492 K.; Tai, Y.-H.; Gan, D.-S.; Yang, Y.-L.; Young, T.-F.; Tseng, B.-H.;  
1493 Chen, K.-H.; Tsai, M.-J.; Ye, C.; Wang, H.; Sze, S. M.; et al. Bipolar  
1494 Resistive RAM Characteristics Induced by Nickel Incorporated into  
1495 Silicon Oxide Dielectrics for IC Applications. *IEEE Electron Device*  
1496 *Lett.* **2012**, *33*, 1696.
- 1497 (172) Belmonte, A.; Kim, W.; Chan, B. T.; Heylen, N.; Fantini, A.;  
1498 Houssa, M.; Jurczak, M.; Goux, L. 90 nm W/Al<sub>2</sub>O<sub>3</sub>/TiW/Cu 1T1R  
1499 CBRAM Cell Showing Low-Power, Fast and Disturb-Free Operation.  
1500 Proceedings from the *IEEE International Memory Workshop (IMW)*,  
1501 Monterey, CA, May 26–29, 2013; IEEE: New York, 2013; pp 26–30.
- 1502 (173) Zhou, Q.; Zhai, J. HfO<sub>x</sub> Bipolar Resistive Memory with  
1503 Robust Endurance Using ZrN<sub>x</sub> as Bottom Electrode. *Appl. Surf. Sci.*  
1504 **2013**, *284*, 644–650.
- 1505 (174) Vianello, E.; Molas, G.; Longnos, F.; Blaise, P.; Souchier, E.;  
1506 Cagil, C.; Palma, G.; Guy, J.; Bernard, M.; Reyboz, M.; Rodriguez, G.;  
1507 Roule, A.; Carabasse, C.; Delaye, V.; Joussemae, V.; Maitrejean, S.;  
1508 Reimbold, G.; De Salvo, B.; Dahmani, F.; Verrier, P.; Bretegnier, D.;  
1509 Liebault, J. Sb-Doped GeS<sub>2</sub> as Performance and Reliability Booster in  
1510 Conductive Bridge RAM. Proceedings from the *International Electron*  
1511 *Devices Meeting (IEDM)*, San Francisco, CA, December 10–13, 2012;  
1512 IEEE: New York, 2012; pp 741–744.
- 1513 (175) Rahaman, S. Z.; Maikap, S.; Chiu, H.-C.; Lin, C.-H.; Wu, T.-  
1514 Y.; Chen, Y.-S.; Tzeng, P.-J.; Chen, F.; Kao, M.-J.; Tsai, M. J. Bipolar  
Resistive Switching Memory Using Cu Metallic Filament in Ge<sub>0.4</sub>Se<sub>0.6</sub> Solid  
Electrolyte. *Electrochim. Solid-State Lett.* **2010**, *13*, H159–H162.
- (176) Zaffora, A.; Cho, D.-Y.; Lee, K.-S.; Di Quarto, F.; Waser, R.; Santamaria, M.; Valov, I. Electrochemical Tantalum Oxide for Resistive Switching Memories. *Adv. Mater.* **2017**, *29*, 1703357.
- (177) Wang, G.; Long, S.; Yu, Z.; Zhang, M.; Ye, T.; Li, Y.; Xu, D.; Lv, H.; Liu, Q.; Wang, M.; Xu, X.; Liu, H.; Yang, B.; Suñé, J.; Liu, M. Improving Resistance Uniformity and Endurance of Resistive Switching Memory by Accurately Controlling the Stress Time of Pulse Program Operation. *Appl. Phys. Lett.* **2015**, *106*, 092103.
- (178) Kim, K.-H.; Hyun Jo, S.; Gaba, S.; Lu, W. Nanoscale Resistive Memory with Intrinsic Diode Characteristics and Long Endurance. *Appl. Phys. Lett.* **2010**, *96*, 053106.
- (179) Kempen, T.; Waser, R.; Rana, V. 50x Endurance Improvement in TaO<sub>x</sub> RRAM by Extrinsic Doping. Proceedings from the *IEEE International Memory Workshop (IMW)*, Dresden, Germany, May 16–19, 2021; IEEE: New York, 2021.