Evaluación de la calidad de TRAM en la detección de fallas de fabricación en circuitos integrados analógicos fabricados en tecnología CMOS de 500nm
Loading...
Date
Authors
Pazos, Sebastián
Aguirre, Fernando
Mazur, Tomás
Peretti, Gabriela
Romero, Eduardo
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
En este trabajo se presenta la evaluación de la capacidad de la estrategia de test denominada Método de Análisis Transitorio (TRAM, Transient Analysis Method) para la detección de fallas paramétricas en los componentes pasivos de un filtro activo de segundo orden. Se pretende realizar evaluaciones similares a las previamente reportadas pero con modelos de simulación considerablemente más exactos y que responden a una tecnología específica. Con este propósito, se ha diseñado un filtro en una tecnología CMOS de 500nm y se lo ha adoptado como caso de estudio. Los modelos de simulación a nivel transistor han sido empleados en las evaluaciones. Nuestros resultados confirman los problemas de la estrategia para la detección de desviaciones paramétricas pequeñas.
This work presents the evaluation of the ability of the so called Transient Analysis Method (TRAM) for detecting parametric faults in the passive components of a second-order active filter. We perform evaluation similar to the previously reported but using a considerably more detailed simulation model. A particular technology is targeted for the filter design. Particularly a 500nm CMOS technology has been proposed and the resulting filter adopted as case study. Transistor level simulation model has been used for our evaluations. Our results confirm the problems of TRAM for detecting small deviation in the components.
This work presents the evaluation of the ability of the so called Transient Analysis Method (TRAM) for detecting parametric faults in the passive components of a second-order active filter. We perform evaluation similar to the previously reported but using a considerably more detailed simulation model. A particular technology is targeted for the filter design. Particularly a 500nm CMOS technology has been proposed and the resulting filter adopted as case study. Transistor level simulation model has been used for our evaluations. Our results confirm the problems of TRAM for detecting small deviation in the components.
Description
Citation
Proyecciones, Vol.13 No. 1
Collections
Endorsement
Review
Supplemented By
Referenced By
Creative Commons license
Except where otherwised noted, this item's license is described as info:eu-repo/semantics/openAccess

